CS 354 - Machine Organization & Programming Thursday, October 24, 2019

Project p3 (6%): DUE at 10 pm on Monday, October 28th

Homework hw4 (1.5%): DUE at 10 pm on Thursday, October 31st

Last Time

Caching Basic Idea
Designing a Cache - Blocks
Designing a Cache - Sets and Tags
Basic Cache Lines
Basic Cache Operation
Basic Cache Practice
Direct Mapped Cache

Today

Set Associative Cache (from last time)
Replacement Policies
Fully Associative Cache
Writing to Caches
Cache Performance Metrics
Cache Parameters and Performance

Next Time

Finish Caching
Assembly Language

Read: B&O 3 Intro, 3.1 - 3.4

Replacement Policies

Assume the following sequence of memory blocks

are fetched into the same set of a 4-way associative cache that is initially empty: b1, b2, b3, b1, b3, b4, b4, b7, b1, b8, b4, b9, b1, b9, b9, b2, b8, b1

1. Random Replacement

→ Which of the following four outcomes is possible after the sequence finishes? Assume the initial placement is random.

LU L1 L2 L3

1. b9 b1 b8 b2

2. b1 b2 -- b8 No

3. b1 b4 b7 b3 070, No.

4. b1 b2 b8 b1 No >no oblighicate.

2. <u>Least Recently Used</u> (LRU)

need to track when a line is last used.

use a LRU quene. - when used move it to front.

→ What is the outcome after the sequence finishes?

Assume the initial placement is in ascending line order (left to right below).

L0 L1 L2 L3 b1 b2 b3 b4

Finish: 61, 69, 62, 68.

3. Least Frequently Used (LFU)

need to track how often a line is used. out line has a counter. - zeroed with line gon new black.

- incremented each time time is accessed

→ Which blocks will remain in the cache after the sequence finishes?

| Which blocks will remain in the cache after the sequence finishes?

| Which blocks will remain in the cache after the sequence finishes?

| Final remain in the cache after the sequence finishes?

Final result: b) 64 68 bg


* Exploiting replacement policies to improve performance 13ht easy so pregramers don't.

Fully Associative Cache


Fully Associative Cache

is a cache having only one set so that any mem block can be stored in any line.

- must search entire cache in norst case - a miss.
- compled circuitry to search all lines



→ What is the address breakdown if blocks are 32 bytes?



- → How many lines should a fully associative cache have? Front devide cache size and block size Then F= 1/8.
- ➤ Why isn't it possible for E > C/B?

* appropriate only for very small caches used to be used for Li but not today.

Writing to a Cache

- * Reading data copies of a block of wain nemory into all cache levels
- * Writing data requires that these copies are kept consistent.

Write Hits

occur when writing to a block that is in this cache

- → When should a block be updated in lower memory levels?
 - 1. Write Through: wpaate next loner level immediately
 - + simply by puss this cache.
 - slower since must noit for lover level more bus traffer, must pass write to lover level.
- #2. Write Back: update next lower level only when that Changed line is writted.

 must track of a line B changed.

 Dirty bit added to each line. 1 = changed, 0= not.

 + Fast, no masting.

Write Misses

occur when writing to a block that is not in this cache.

- → Should space be allocated in this cache for the block being changed?
 - 1. No Write Allocate: unite directly to next bover level.

 + less bus traffic. Just passing the unite.
 - 2. Write Allocate: cashe the black and then write it.

 more bus traffic to copy entire black into this cache.

Typical Designs

- 1. Write Through paired with mo unite allocate.
- 2. Write Back paired with write aucerte
- → Which best exploits locality? 2.

+ lens bus traffic.

Cache Performance Metrics

Hit Rate *hits Amemory references
Higher is better-

Hit Time to more a word cache to CPV = set serection + line natching. + nord extraction.

Miss Penalty Additional Time required to process a wiss. shorter 3 better.

L1 hit L1 miss served from L2 L1 miss served from L3

L1 miss served from MM

4 cycles.
+6 cycles.
+15 cycles
troo cycles to serve first 16 bytes.
+45 cycles to finish black.

Cache Parameters and Performance

Larger Blocks (S and E unchanged)

hit rate better 1 Spi

hit time Same

miss penalty novse larger block are slower to transfer over same size by.

THEREFORE block sizes are small.

More Sets (B and E unchanged)

hit rate better I temporal

hit time worse move sets slow set selection.

miss penalty Same

THEREFORE faster carkes (21) cre smaller slower carles (23) are larger.

More Lines E per Set (B and S unchanged)

hit rate better I temporal

hit time worse more line slows line matching,
miss penalty worse more lines slows chosing a victim.

THEREFORE faster cashes (L1) have fewer lines kets.

3 lower cashes (L3) have more wrests et.

Intel Quad Core i7 Cache (gen 7)

all: 64 byte block, use pseudo LRU, write back

L1: 32KB, 4-way Instruction & 32KB 8-way Data, no write allocate

L2: 256KB, 8-way, write allocate

L3: 8MB, 16-way (2MB/Core shared), write allocate