

E-paper Display Series



**GDEW029T5** 

Dalian Good Display Co., Ltd.



# **Product Specifications**





Customer	Standard
Description	2.9" E-PAPER DISPLAY
Model Name	GDEW029T5
Date	2018/10/29
Revision	3.1

Design Engineering			
Approval	Check	Design	
宝刘印玉	心李	岭东	

No.17 Gonghua Street, Shahekou District, Dalian 116021 China Tel: +86-411-84619565 Fax: +86-411-84619585-810

Email: info@good-display.com
Website: www.e-paper-display.com



## **Table of Contents**

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	5
	1.4 Mechanical Drawing of EPD module	6
	1.5 Input/Output Terminals	7
	1.6 Reference Circuit	9
	1.7 Matched Development Kit	10
2.	Environmental	
	2.1 Handling, Safety and Environmental Requirements	11
	2.2 Reliability test	12
3.	Electrical Characteristics	15
	3.1 Absolute maximum rating	15
	3.2 Panel DC Characteristics	15
	3.3 Panel AC Characteristics	17
	3.4 Power Consumption	20
4.	Typical Operating Sequence	21
	4.1 Normal Operation Flow	21
	4.2 Reference Program Code	23
5.	Command Table	25
6.	Optical characteristics	45
	6.1 Specifications	45
	6.2 Definition of contrast ratio	45
	6.3 Reflection Ratio	46
	6.4 Bi-stability	46
7.	Point and line standard	_
	Packing	
	Precautions	



## **Revision History**

Rev.	Issued Date	Revised Contents
1.0	Dec.29.2014	Preliminary
1.1	Feb.11.2015	1. In part 4: modify the mechanical drawing of EPD module.
1.2	Apr.14.2015	<ol> <li>In part 8.2): modify Note 1.</li> <li>In part 13: modify point and line standard.</li> </ol>
1.3	May.20.2015	1. In part 4: Add FPC type: FPC Connector.
1.5	May.20.2013	2. In part 1: Remove 1-bit red full display capabilities.
1.4	Jun.17.2015	<ol> <li>In part 7-2): Modify image update time at 25℃ from 3S to 6~8S.</li> </ol>
		1. In part note 9-2: Modify each update interval time should
1.5	Jul.27.2015	be minimum at 150 seconds to 180 seconds.
		2. In part 12: Delete block diagram.
1.6	Aug.21.2015	<ol> <li>In part 8: Modify typical operating sequence.</li> </ol>
2.0	Mar.01.2017	1. In part 7-5): Modify Reference Circuit.
2.1	Jun.02.2017	1. In part 2: Modify Features.
2.2	Jun.02.2017	1. In part 7-5): Modify Reference Circuit.
3.0	May.23.2018	1. Updating
3.1	Oct.29.2018	<ol> <li>In Part 1.6): Modify Reference Circuit.</li> <li>In part 1.7): Updating the website address of DESPI.</li> </ol>



### **General Description**

#### 1. 1 Over View

The display is a TFT active matrix electrophoretic display, with interface and a reference system design. The 2.9" active area contains 296×128 pixels, and has 1-bit white/black full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM, and border that are supplied with each panel.

#### 1.2 Features

High contrast

High reflectance

Ultra wide viewing angle

Ultra low power consumption

Pure reflective mode

Bi-stable

Commercial temperature range

Industrial temperature range is available

Landscape, portrait mode

Antiglare hard-coated front-surface

Low current deep sleep mode

On chip display RAM

Waveform stored in On-chip OTP

Serial peripheral interface available

On-chip oscillator

On-chip booster and regulator control for generating VCOM, Gate and source driving voltage


I<sup>2</sup>C Signal Master Interface to read external temperature sensor Available in COG package IC thickness 280um

### 1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	296(H)×128(V)	Pixel	Dpi: 112
Active Area	66.9(H)×29.06(V)	mm	
Pixel Pitch	0.227×0.226	mm	
Pixel Configuration	Square		
Outline Dimension	79.0(H)×36.7(V) ×1.18(D)	mm	
Weight	4±0.5	g	



### 1.4 Mechanical Drawing of EPD module





### 1.5 Input/Output Terminals

### 1.5-1) Pin out List

Pin #	Туре	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	0	GDR	N-Channel MOSFET Gate Drive Control	
3	0	RESE	Current Sense Input for the Control Loop	
4	С	VGL	Negative Gate driving voltage	
5	С	VGH	Positive Gate driving voltage	
6	0	TSCL	I <sup>2</sup> C Interface to digital temperature sensor	
7	I/O	TSDA	I <sup>2</sup> C Interface to digital temperature sensor	
8	I	BS1	Bus selection pin	Note 5-5
9	0	BUSY	Busy state output pin	Note 5-4
10	I	RES #	Reset	Note 5-3
11	I	D/C #	Data /Command control pin	Note 5-2
12	I	CS #	Chip Select input pin	Note 5-1
13	I/O	D0	serial clock pin (SPI)	
14	I/O	D1	serial data pin (SPI)	
15	I	VDDIO	Power for interface logic pins	
16	I	VCI	Power Supply pin for the chip	
17		VSS	Ground	
18	С	VDD	Core logic power pin	
19	С	VPP	Power Supply for OTP Programming	
20	С	VSH	Positive Source driving voltage	
21	С	PREVGH	Power Supply pin for VGH and VSH	
22	С	VSL	Negative Source driving voltage	
23	С	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	С	VCOM	VCOM driving voltage	

Note 1-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.




- Note 1-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.
- Note 1-3: This pin (RES#) is reset signal input. The Reset is active Low.
- Note 1-4: This pin (BUSY) is Busy state output pin. When Busy is low, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin low when the driver IC is working such as:
  - Outputting display waveform; or
  - Programming with OTP
  - Communicating with digital temperature sensor
- Note 1-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

#### Table: Bus interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
Н	3-lines serial peripheral interface (SPI) - 9 bits



### 1.6 Reference Circuit



- 1. Inductor L1 is wire-wound inductor. There are no special requirements for other parameters.
- 2. Suggests using Si1304BDL or Si1308EDL TUBE MOS (Q1), otherwise it may affect the normal boost of the circuit.
- 3. The default circuit is 4-wire SPI. If the user wants to use 3-wire SPI, the resistor R4 can be removed when users design.
- Default voltage value of all capacitors is 50V.



### 1.7 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board DESPI-M01 and the pinboard DESPI-C01

More details about the Development Kit, please click to the following link:

http://www.e-paper-display.com/products\_detail/productId=402.html



#### 2. Environmental

### 2.1 Handling, Safety and Environmental Requirements

#### **WARNING**

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### **CAUTION**

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

### Data sheet status

Product specification | The data sheet contains final product specifications.

### **Limiting values**

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

#### **Product Environmental certification**

RoHS



## 2.2 Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High- Temperature Operation	T=50°C, RH=35% for 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
2	Low- Temperature Operation	T = 0°Cfor 240 hrs	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-2Ab.	When experiment finished, the EPD must meet electrical and optical performance standards.
3	High- Temperatre Storage	T = +70°C, RH=35% for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the high temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-2Bp.	When experiment finished, the EPD must meet electrical and optical performance standards.
4	Low- Temperature Storage	T = -25°C for 240 hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the low temperature environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-2Ab	electrical and

5	High Temperature, High- Humidity Operation	T=+40°C, RH=80% for240hrs	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-3CA.	When experiment finished, the EPD must meet electrical and optical performance standards.
6	High Temperature, High- Humidity Storage	T=+60°C, RH=80% for240hrs Test in white pattern	When the experimental cycle finished, the EPD samples will be taken out from the environmental chamber and set aside for a few minutes. As EPDs return to room temperature, testers will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-3CA.	When experiment finished, the EPD must meet electrical performance standards.
7	Temperature Cycle	[-25°C 30mins]→ [+70°C, RH=35% 30mins], 70cycles, Test	<ol> <li>Samples are put in the Temp &amp; Humid. Environmental Chamber. Temperature cycle starts with -25°C, storage period 30 minutes. After 30 minutes, it needs 30min to let temperature rise to 70°C. After 30min, temperature will be adjusted to 70°C, RH=35% and storage period is 30 minutes. After 30 minutes, it needs 30min to let temperature rise to -25°C. One temperature cycle (2hrs) is complete.</li> <li>Temperature cycle repeats 70 times.</li> <li>When 70 cycles finished, the samples will be taken out from experiment chamber and set aside a few minutes. As EPDs return to room temperature, tests will observe the appearance, and test electrical and optical performance based on standard # IEC 60 068-2-14NB.</li> </ol>	When experiment finished, the EPD must meet electrical and optical performance standards.
8		765 W/m <sup>2</sup> for 168 hrs,40℃	Standard # IEC 60 068-2-5 Sa	



9	Electrostatic discharge	Machine model: +/-250V, 0Ω,200pF	Standard # IEC61000-4-2	
10	Package Vibration	1.04G,Frequency : 10~500Hz Direction: X,Y,Z Duration:1hours in each direction	Full packed for shipment	
11	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	

Actual EMC level to be measured on customer application.

Note: (1) The protective film must be removed before temperature test.

(2) In order to make sure the display module can provide the best display quality, the update should be made after putting the display module in stable temperature environment for 15 mins.



### 3. Electrical Characteristics

### 3.1 Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic Supply Voltage	VCI	-0.3 to +6.0	V
Logic Input Voltage	VIN	-0.3 to VCI +2.4	V
Operating Temp. range	TOPR	0 to +50	$^{\circ}$
Storage Temp. range	TSTG	-25 to +70	${\mathbb C}$
Humidity range	_	40~70	%RH

<sup>\*</sup>Note: Avoid direct sunlight.

### 3.2 Panel DC Characteristics

The following specifications apply for: VSS = 0V, VCI = 3.3V, TA =  $25^{\circ}$ C

Parameter	Symbol	Conditions	Min	Тур	Max	Uni t
Single ground	Vss	(	-	0	-	V
Logic Supply Voltage	VCI	-	2.3	3.3	3.6	V
High level input voltage	VIH	Digital input pins	0.7VCI	•	VCI	V
Low level input voltage	VIL	Digital input pins	0	-	0.3VCI	V
High level output voltage	VOH	Digital input pins , IOH= 400uA	VCI-0.4	-	1	V
Low level output voltage	VOL	Digital input pins , IOL= -400uA	0	-	0.4	V
Image update current	IUPDATE	-	-	8	10	mA
Standby panel current	Istandby	-	-	-	5	uA
Power panel (update)	PUPDAT E	-	-	26.4	40	mW
Standby power panel	PSTBY	-	-	-	0.0165	mW
Operating temperature	-	-	0	-	50	$^{\circ}$ C
Storage temperature	-	-	-25	-	70	$^{\circ}$ C
Image update Time at $25~^{\circ}\mathrm{C}$	-	-	-	6	8	Sec
Deep sleep mode current	IVCI	DC/DC off No clock No input load Ram data not retain	-	2	5	uA




Sleep mode current	IVCI	DC/DC off No clock No input load Ram data retain	-	35	50	uA	
--------------------	------	---	---	----	----	----	--

- The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 3-1)
- The standby power is the consumed power when the panel controller is in standby mode.
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GD.
- Vcom is recommended to be set in the range of assigned value  $\pm\,$  0.1V. Note 3-1



The Typical power consumption



### 3.3 Panel AC Characteristics

### 3-3-1) Oscillator frequency

The following specifications apply for : VSS = 0V, VCI = 3.3V, TA =  $25^{\circ}$ C

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Internal Oscillator frequency	Fosc	VCI=2.3 to 3.6V	_	1.625	-	MHz

### 3-3-2) MCU Interface

### 3-3-2-1) MCU Interface Selection

In this module, there are 4-wire SPI and 3-wire SPI that can communicate with MCU. The MCU interface mode can be set by hardware selection on BS1 pins. When it is "Low", 4-wire SPI is selected. When it is "High", 3-wire SPI (9 bits SPI) is selected.

Pin Name	Data/Comma	and Interface	Control Signal							
Bus	D1	D0	CS#	D/C#	RES#					
SPI4	SDIN	SCLK	CS#	D/C#	RES#					
SPI3	SDIN	SCLK	CS#	L	RES#					

Table 3-1: MCU interface assignment under different bus interface mode

Note 3-2: L is connected to VSS

Note 3-3: H is connected to VCI



### 3-3-2-2) MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCLK, serial data SDIN, D/C#, CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN.

Function	CS#	D/C#	SCLK
Write Command	L	L	<b>↑</b>
Write data	L	Н	<b>†</b>

Table 3-2: Control pins of 4-wire Serial Peripheral interface

### Note 3-4: †stands for rising edge of signal

SDIN is shifted into an 8-bit shift register in the order of D7, D6, ... D0. The data byte in the shift register is written to the Graphic Display Data RAM (RAM) or command register in the same clock. Under serial mode, only write operations are allowed.




Figure 3-1: Write procedure in 4-wire Serial Peripheral Interface mode



#### 3-3-2-3) MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCLK, serial data ADIN and CS#. In 3-wire SPI mode, D0 acts as SCLK, D1 acts as SDIN, The pin D/C# can be connected to an external ground.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0). Under serial mode, only write operations are allowed.

Function	CS#	D/C#	SCLK
Write Command	L	Tie LOW	1
Write data	L	Tie LOW	<b>†</b>

Table 3-3: Control pins of 3-wire Serial Peripheral Interface

Note 3-5: †stands for rising edge of signal





Figure 7-2: Write procedure in 3-wire Serial Peripheral Interface mode



### 3-3-3) Timing Characteristics of Series Interface



3-wire Serial Interface - Read

Symbol	Signal	Parameter	Min	Тур	Max	Unit
tcss		Chip Select Setup Time	60	-	-	ns
tcsh	CC #	Chip Select Hold Time	65	-	-	ns
tscc	CS#	Chip Select Setup Time	20	-	-	ns
tchw		Chip Select Setup Time	40	-	-	ns
tscycw		Serial clock cycle (write)	100	-	-	ns
tshw		SCL "H" pulse width (write)	35	-	-	ns
tslw	CCLIK	SCL"L" pulse width (write)	35	-	-	ns
tscycr	SCLK	Serial clock cycle (Read)	150	-	-	ns
tshr		SCL "H" pulse width (Read)	60	-	-	ns
tslr		SCL "L" pulse width (Read)	60	-	-	ns
tsds	CDIN	Data setup time	30	-	-	ns
tsdh	SDIN	Data hold time	30	-	-	ns
tacc	(DIN)	Access time	-	-	10	ns
toh	(DOUT)	Output disable time	15	_	-	ns

### 3.4 Power Consumption


Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during	-	25℃	26.4	40	mW	-
Power consumption in standby	-	25℃	-	0.016	mW	-




### 4. Typical Operating Sequence

### 4.1 Normal Operation Flow

### 4.1-1) BWR mode & LUT form Register




### 4.1-2) BWR mode & LUT form OTP





### 4.2 Reference Program Code


### 4.2-1) BWR mode & LUT from register



Note1: Set border to floating.

BUSY=Low

### 4.2-2) BWR mode & LUT from OTP



Note1: Set border to floating.



### 5. Command Table

W/R: 0: Write cycle 1: Read cycle

C/D: 0: Command 1: Data

D7~D0: -: Don't care #: Valid Data

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
		0	0	0	0	0	0	0	0	0	0		00h
1	Panel Setting											RES[1:0],REG,KW/R,	
1	(PSR)	0	1	#	#	#	#	#	#	#	#	UD,	0Fh
												SHL,SHD_N,RST_N	
		0	0	0	0	0	0	0	0	0	1		01h
		0	1	ı	ı	ı	İ	1	-	#	#	VDS_EN,VDG_EN	03h
2	Power Setting (PWR)	0	1	ı	ı	ı	1	1	#	#	#	VCOM_HV,VGHL_LV[ 1:0]	00h
	(PWK)	0	1	-	-	#	#	#	#	#	#	VDH[5:0]	26h
		0	1	•	1	#	#	#	#	#	#	VDL[5:0]	26h
		0	1	•	1	#	#	#	#	#	#	VDHR[5:0]	03h
3	Power OFF(POF)	0	0	0	0	0	0	0	0	1	0		02h
	Power OFF	0	0	0	0	0	0	0	0	1	1		03h
	Sequence Setting(PFS)	0	1	ı	-	#	#	-	-	_	_	T_VDS_OF	00h
5	Power ON(PON)	0	0	0	0	0	0	0	1	0	0		04h
6	Power ON Measure(PMES)	0	0	0	0	0	0	0	1	0	1		05h
		0	0	0	0	0	0	0	1	1	0		06h
7	Booster Soft	0	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	17h
/	Start(BTST)	0	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	17h
		0	1	-	-	#	#	#	#	#	#	BT_PHC[5:0]	17h
0	Deen Class	0	0	0	0	0	0	0	1	1	1		07h
8	Deep Sleep	0	1	1	0	1	0	0	1	0	1	Check code	A5h
	Display Start Transmission 1	0	0	0	0	0	1	0	0	0	0	B/W Pixel Data (160×296)	10h
9	(DTM1,white/black	0	1	#	#	#	#	#	#	#	#	KPXL[1:8]	00h
	Data) (x-byte	0	1										•••
	command)	0	1	#	#	#	#	#	#	#	#	KPXL[n-1:n]	00h
1.0	Data Chair	0	0	0	0	0	1	0	0	0	1		11h
10	Data Stop	1	1	#	-	-	-	-	-	-	-		00h



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
11	Display Refresh(DRF)	0	0	0	0	0	1	0	0	1	0		12h
	VCOM LUT(LUTC) (45-byte command, structure of bytes 2~7 repeated)	0	0	0	0	1	0	0	0	0	0	4	20h
13	W2W LUT (LUTWW) (43-byte command, structure of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	0	0	1		21h
	B2W LUT (LUTBW/LUTR) (43-byte command, structure of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	0	1	0		22h
15	W2B LUT (LUTWB/LUTW) (43-byte command, structure of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	0	1	1		23h
16	B2B LUT (LUTBB / LUTB) (43-byte command, sturcture of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	1	0	0		24h
17	PLL control(PLL)	0	0	0	0	1	1	0	0	0	0		30h
		0	1	-	-	#	#	#	#	#	#	M[2:0],N[2:0]	3Ch
18	Temperature Sensor Calibration (TSC)	0	1	#	#	#	#	#	#	#	#	LM[10:3]/ TSR[7:0]	40h 00h
		1	1	#	#	#	_	_	_	_	_	LM[2:0]/-	00h
	Temperature Sensor	0	0	0	1	0	0	0	0	0	1	L - J/	41h
19	Selection(TSE)	0	1	#	-	-	-	#	#	#	#	TSE,TO[3:0]	00h
		0	0	0	1	0	0	0	0	1	0		42h
20	Temperature Sensor	0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00h
20	Write(TSW)	0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00h
		0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00h



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
	Temperature	0	0	0	1	0	0	0	0	1	1		43h
21	Sensor	1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00h
	Read(TSR)	1	1	#	#	#	#	#	#	#	#	RLSB[7:0]	00h
	Vcom and	0	0	0	1	0	1	0	0	0	0		50h
22	data interval setting(CDI)	0	1	#	#	#	#	#	#	#	#	VBD[1:0],DDX[1:0],CDI [3:0]	D7h
	Lower Power	0	0	0	1	0	1	0	0	0	1		51h
23	Detection (LPD)	1	1	-	-	-	-	_	-	-	#	LPD	01h
	TCON	0	0	0	1	1	0	0	0	0	0		60h
24	setting (TCON)	0	1	#	#	#	#	#	#	#	#	S2G[3:0],G2S[3:0]	22h
		0	0	0	1	1	0	0	0	0	1		61h
25	Resolution	0	1	#	#	#	#	#	0	0	0	HRES[7:3]	00h
23	setting (TRES)	0	1	-	-	-	-	-	-	-	#	VRES[8:0]	00h
		0	1	#	#	#	#	#	#	#	#	VICES[0.0]	00h
	Get Status	0	0	0	1	1	1	0	0	0	1		71h
26	(FLG)	1	1	-	#	#	#	#	#	#	#	PTL_FLAG,I <sup>2</sup> C_BUSY,DAT A_FLAG,PON,POF,BUSY	02h
	Auto	0	0	1	0	0	0	0	0	0	0		80h
27	Measurement Vcom	0	1	-	-	#	#	#	#	#	#	AMVT[1:0] XON,AMVS, AMV,AMVE	10h
28	Read Vcom	0	0	1	0	0	0	0	0	0	1		81h
20	Value(VV)	1	1	1	-	#	#	#	#	#	#	VV[5:0]	00h
	VCM_DC	0	0	1	0	0	0	0	0	1	0		82h
29	Setting (VDCS)	0	1	_	-	#	#	#	#	#	#	VDCS[5:0]	00h
		0	0	1	0	0	1	0	0	0	0		90h
		0	1	#	#	#	#	#	0	0	0	HRST[7:3]	00h
		0	1	#	#	#	#	#	1	1	1	HRED[7:3]	07h
30	Partial	0	1	-	-	-	-	-	-	_	#	VRST[8:0]	00h
30	Window (PTL)	0	1	#	#	#	#	#	#	#	#	VIO.0]	00h
		0	1	-	-	-	-	_	-	-	#	VRED[8:0]	00h
		0	1	#	#	#	#	#	#	#	#		00h
		0	1	-	-	-	-	-	_	-	#	PT_SCAN	01h



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default
31	Partial In (PTIN)	0	0	1	0	0	1	0	0	0	1		91h
32	Partial Out (PTOUT)	0	0	1	0	0	1	0	0	1	0		92h
33	Program	0	0	1	0	1	0	0	0	0	0		A0h
	Mode (PGM)	0	1	1	0	1	0	0	1	0	1	Check code = A5h	A5h
34	Active Progrmming (APG)	0	0	1	0	1	0	0	0	0	1		A1h
35	Read OTP	0	0	1	0	1	0	0	0	1	0		A2h
	(ROTP)	1	1	-	-	_	-	_	-	-	-	Read Dummy	N/A
		1	1	#	#	#	#	#	#	#	#	Data of Address=000h	N/A
		1	1										N/A
		1	1	#	#	#	#	#	#	#	#	Data of address = n	N/A
36	Power	0	0	1	1	1	0	0	0	1	1		E3h
	Saving (PWS)	0	1	#	#	#	#	#	#	#	#	VCOM_W[3:0],SD_W[ 3:0]	00h



### (1) Panel Setting (PSR) (Register: R00H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
6 111 11	0	0	0	0	0	0	0	0	0	0
Setting the panel	0	1	RES1	RES0	REG_EN	BWR	UD	SHL	SHD_N	RST_N

RES[1:0]: Display Resolution setting (source x gate)

00b: 96x230 (Default) Active source channels: S0 ~ S95.

Active gate channels:  $G0 \sim G229$ .

01b: 96x25 Active source channels:  $S0 \sim S95$ .

Active gate channels:  $G0 \sim G251$ .

10b: 128x296 Active source channels: S0 ~ S127.

Active gate channels: G0 ~ G295.

11b: 160x296 Active source channels:  $S0 \sim S159$ .

Active gate channels: G0 ~ G295.

REG\_EN: LUT selection

0: LUT from OTP. (Default)

1: LUT from register.

BWR: Black / White / Red

0: Pixel with B/W/Red. (Default)

1: Pixel with B/W.

UD: Gate Scan Direction

0: Scan down. First line to last line: Gn-1→Gn-2→Gn-3→...→G0

1: Scan up. (default) First line to last line:  $G0 \rightarrow G1 \rightarrow G2 \rightarrow ... \rightarrow Gn-1$ 

SHL: Source Shift direction

0: Shift left First data to last data: Sn-1→Sn-2→Sn-3→...→S0

1: Shift right. (default) First data to last data: S0 → S1 → S2 → ... → Sn-1

SHD\_N: Booster Switch

0: Booster OFF, register data are kept, and SEG/BG/VCOM are kept 0V or floating.

1: Booster ON (Default)

When SHD\_N become LOW, charge pump will be turned OFF, register and SRAM data will keep until VDD OFF, and SD output and VCOM will remain previous condition. SHD\_N may have two conditions: 0v or floating.

RST N: Soft Reset

1: No effect (Default). Booster OFF, Register data are set to their default values, and SEG/BG/VCOM: 0V

When RST\_N become LOW, the driver will be reset, all registers will be reset to their default value. All driver functions will be disabled. SD output and VCOM will base on previous condition. It may have two conditions: 0v or floating.



### (2) Power Setting (PWR) (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0	0	0	0	0	1	
Colocting	0	1	-	-	-	-	-	_	VDS_EN	VDG_EN	
Selecting Internal/	0	1	-	1	-	-	_	VCOM_HV	VGHL_	LV[1:0]	
Internal/	0	1	-	-	VDH[5:0]						
External Power	0	1	-	1	VDL[5:0]						
	0	1	_	-	VDHR[5:0]						

VDS\_EN: Source power selection

0: External source power from VDH/VDL pins

1: Internal DC/DC function for generating VDH/VDL

VDG\_EN: Gate power selection

0: External gate power from VGH/VGL pins

1: Internal DC/DC function for generating VGH/VGL

VCOM\_HV: VCOM Voltage Level

0: VCOMH=VDH+VCOMDC, VCOML=VHL+VCOMDC

1: VCOML=VGH, VCOML=VGL

VGHL\_LV[1:0]: VGH / VGL Voltage Level selection.

VGHL_LV	VGHL voltage level
00(Default)	VGH=16V,VGL= -16V
01	VGH=15V,VGL= -15V
10	VGH=14V,VGL= -14V
11	VGH=13V,VGL= -13V

VDH[5:0]: Internal VDH power selection for B/W pixel.(Default value: 100110b)

VDH	VDH_V	VDH	VDH_V
000000	2.4V		•••
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V



VDL[5:0]: Internal VDL power selection for B/W pixel. (Default value: 100110b)

VDL	VDL_V	VDL	VDL_V
000000	-2.4V		
000001	-2.6V	100110	-10.0V
000010	-2.8V	100111	-10.2V
000011	-3.0V	101000	-10.4V
000100	-3.2V	101001	-10.6V
000101	-3.4V	101010	-10.8V
000110	-3.6V	101011	-11.0V
000111	-3.8V	(others)	-11.0V

VDHR[5:0]: Internal VDHR power selection for Red pixel. (Default value: 000011b)

			` `
VDHR	VDHR _V	VDHR	VDHR _V
000000	2.4V		
000001	2.6V	100110	10.0V
000010	2.8V	100111	10.2V
000011	3.0V	101000	10.4V
000100	3.2V	101001	10.6V
000101	3.4V	101010	10.8V
000110	3.6V	101011	11.0V
000111	3.8V	(others)	11.0V

### (3) Power OFF (PWR) (R02H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Turning OFF the power	0	0	0	0	0	0	0	0	1	0	

After the Power Off command, the driver will power off following the Power Off Sequence. This command will turn off charge pump, T-con, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD becomes OFF. Source Driver output and Vcom will remain as previous condition, which may have 2 condition: 0V or floating.

### (4) Power off sequence setting (PFS) (R03H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting Power OFF	0	0	0	0	0	0	0	0	1	1
sequence	0	1	-	1	T_V[	OS_OFF[1:0]	-	-	-	ı

T\_VDS\_OFF[1:0]: Power OFF Sequence of VDH and VDL.

00b: 1frame (Default) 01b: 2 frames 10b: 3frames 11b:4 frame



#### (5) Power ON (PON) (R04H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning ON the Power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, the driver will be powered ON following the Power ON Sequence. Refer to the Power ON Sequence section. In the sequence, temperature sensor will be activated for one time sensing before enabling booster.

#### (6) Power ON Measure (PMES) (R05H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	0	1

This command enables the internal bandgap, which will be cleared by the next POF.

#### (7) Booster Soft Start (BTST) (R06H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Starting	0	0	0	0	0	0	0	1	1	0
data	0	1	BT_PHA7	BT_PHA6	BT_PHA5	BT_PHA4	BT_PHA3	BT_PHA2	BT_PHA1	BT_PHA0
transmi	0	1	BT_PHB7	BT_PHB6	BT_PHB5	BT_PHB4	ВТ_РНВЗ	BT_PHB2	BT_PHB1	BT_PHB0
ssion	0	1	-	_	BT_PHC5	BT_PHC4	BT_PHC3	BT_PHC2	BT_PHC1	BT_PHC0

BTPHA[7:6]: Soft start period of phase A.

**00b**: **10mS** 01b: 20mS 10b: 30mS 11b: 40mS

BTPHA[5:3]: Driving strength of phase A

000b: strength1 001b: strength2 010b: strength3 011b: strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHA[2:0]: Minimum OFF time setting of GDR in phase B

000b: 0.27uS 001b: 0.34uS 010b: 0.40uS 011b: 0.54uS 100b: 0.80uS 101b: 1.54uS 110b: 3.34uS **111b: 6.58uS** 

BTPHB[7:6]: Soft start period of phase B.

**00b**: **10mS** 01b: 20mS 10b: 30mS 11b: 40mS

BTPHB[5:3]: Driving strength of phase B

000b: strength1 001b: strength2 010b: strength3 011b: strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHB[2:0]: Minimum OFF time setting of GDR in phase B

000b: 0.27uS 001b: 0.34uS 010b: 0.40uS 011b: 0.54uS 100b: 0.80uS 101b: 1.54uS 110b: 3.34uS **111b: 6.58uS** 

BTPHC[5:3]: Driving strength of phase C

000b: strength1 001b: strength2 010b: strength3 011b: strength4

100b: strength5 101b: strength6 110b: strength7 111b: strength8 (strongest)

BTPHC[2:0]: Minimum OFF time setting of GDR in phase C



### (8) Deep Sleep (DSLP) (R07H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Deep Sleep	0	0	0	0	0	0	0	1	1	1
	0	1	1	0	1	0	0	1	0	1

After this command is transmitted, the chip would enter the deep-sleep mode to save power.

The deep sleep mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be executed if check code=0xA5.

### (9) Data Start Transmission 1 (DTM1) (R10H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
<b>C</b> 1 11	0	0	0	0	0	1	0	0	0	0
Starting	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
data	0	1								
transmission	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

This command starts transmitting data and write them into SRAM. To complete data transmission, command DSP (Data transmission Stop) must be issued. Then the chip will start to send data/VCOM for panel.

In B/W mode, this command writes "OLD" data to SRAM.

In B/W/Red mode, this command writes "B/W" data to SRAM.

In Program mode, this command writes "OTP" data to SRAM for programming.

### (10) Data Stop (DSP) (R11H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping data	0	0	0	0	0	1	0	0	0	1
transmission	1	1	Data_flag	1	-	_	-	-	-	-

To stop data transmission, this command must be issued to check the data\_flag.

Data\_flag: Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (R10h) or "Data Stop" (R11h) commands and when data\_flag=1, the refreshing of panel starts and BUSY signal will become "0".

#### (11) Display Refresh (DRF) (R12H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

While user sent this command, driver will refresh display (data/VCOM) according to SRAM data and LUT. After Display Refresh command, BUSY signal will become "0" and the refreshing of panel starts.



### (12) VCOM LUT (LUTC) (R20H)

This command builds Look-up Table for VCOM

### (13) W2W LUT (LUTWW) (R21H)

This command builds Look-up Table for White-to-White.

### (14) B2W LUT (LUTBW/LUTR) (R22H)

This command builds Look-up Table for Black-to-White.

### (15) W2B LUT (LUTWB/LUTW) (R23H)

This command builds Look-up Table for White-to-Black.

### (16) B2B LUT (LUTBB / LUTB) (R24H)


This command builds Look-up Table for Black-to-Black.

### (17) PLL Control (PLL) (R30H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Controlling PLL	0	0	0	0	1	1	0	0	0	0
	0	1	-	-	ı	M[2:0	]	ſ	N[2:0	]

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

М	N	Frame Rate	М	N	Frame Rate	М	N	Frame Rate	М	N	Frame Rate
	1	29 Hz		1	86 Hz		1	150 Hz		1	200 Hz
	2	14 Hz		2	43 Hz		2	72 Hz		2	100 Hz
	3	10 Hz		3	29 Hz		3	48 Hz		3	67 Hz
1	4	7 Hz	3	4	21 Hz	5	4	36 Hz	7	4	50 Hz(Default)
	5	6 Hz		5	17 Hz		5	29 Hz		5	40 Hz
	6	5 Hz		6	14 Hz		6	24 Hz		6	33Hz
	7	4 Hz		7	12Hz		7	20 Hz		7	29 Hz
	1	57 Hz		1	114 Hz		1	171 Hz			
	2	29 Hz		2	57 Hz		2	86 Hz			
	3	19 Hz		3	38 Hz		3	57 Hz			
2	4	14 Hz	4	4	29Hz	6	4	43 Hz			
	5	11 Hz		5	23 Hz		5	34 Hz			
	6	10 Hz		6	19 Hz		6	29 Hz			
	7	8 Hz		7	16 Hz		7	24 Hz			



(18) Temperature Sensor Calibration (TSC) (R40H)

(25) (31) (25)					()	/				
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	0	0	0	0	0
Sensing	1	1	D10/TS7	D9/TS6	D8/TS5	D7/TS4	D6/TS3	D5/TS2	D4/TS1	D3/TS0
Temperature	1	1	D2	D1	D0	-	-	_	-	-

This command reads the temperature sensed by the temperature sensor.

TS[7:0]: When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

D[10:0]: When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.



TS[7:0]/	Temperature	TS[7:0]/	Temperature	TS[7:0]/	Temperature
D[10:3]	(℃)	D[10:3]	(℃)	D[10:3]	(℃)
1110_0111	-25	0000_0000	0	0001_1001	25
1110_1000	-24	0000_0001	1	0001_1010	26
1110_1001	-23	0000_0010	2	0001_1011	27
1110_1010	-22	0000_0011	3	0001_1100	28
1110_1011	-21	0000_0100	4	0001_1101	29
1110_1100	-20	0000_0101	5	0001_1110	30
1110_1101	-19	0000_0110	6	0001_1111	31
1110_1110	-18	0000_0111	7	0010_0000	32
1110_1111	-17	0000_1000	8	0010_0001	33
1111_0000	-16	0000_1001	9	0010_0010	34
1111_0001	-15	0000_1010	10	0010_0011	35
1111_0010	-14	0000_1011	11	0010_0100	36
1111_0011	-13	0000_1100	12	0010_0101	37
1111_0100	-12	0000_1101	13	0010_0110	38
1111_0101	-11	0000_1110	14	0010_0111	39
1111_0110	-10	0000_1111	15	0010_1000	40
1111_0111	-9	0001_0000	16	0010_1001	41
1111_1000	-8	0001_0001	17	0010_1010	42
1111_1001	-7	0001_0010	18	0010_1011	43
1111_1010	-6	0001_0011	19	0010_1100	44
1111_1011	-5	0001_0100	20	0010_1101	45
1111_1100	-4	0001_0101	21	0010_1110	46
1111_1101	-3	0001_0110	22	0010_1111	47
1111_1110	-2	0001_0111	23	0011_0000	48
1111_1111	-1	0001_1000	24	0011_0001	49

### (19) Temperature Sensor Enable (TSE) (R41H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enable Temperature	0	0	0	1	0	0	0	0	0	1
Sensor/Offset	0	1	TSE	ı	-	1		TO[3	3:0]	

This command selects Internal or External temperature sensor.

TSE: Internal temperature sensor switch

0: Enable (Default) 1: Disable; using external sensor.

TO[3:0]: Temperature offset.



TO[3:0]	Calculation	TO[3:0]	Calculation
0000 b	0	1000	-8
0001	1	1001	-7
0010	2	1010	-6
0110	6	1110	-2
0111	7	1111	-1

#### (20) Temperature Sensor Write (TSW) (R42H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	0	0	0	0	1	0
Write External	0	1	WATTR[7:0]							
Temperature Sensor	0	1	WMSB[7:0]							
	0	0				WLSB	[7:0]			

This command reads the temperature sensed by the temperature sensor.

WATTR: D[7:6]: I<sup>2</sup>C Write Byte Number

00b: 1 byte (head byte only)

01b: 2 bytes (head byte + pointer)

10b : 3 bytes (head byte + pointer + 1st parameter)

11b: 4 bytes (head byte + pointer + 1st parameter + 2nd parameter)

D[5:3]: User-defined address bits (A2, A1, A0)

D[2:0]: Pointer setting

WMSB[7:0]: MSByte of write-data to external temperature sensor. WLSB[7:0]: LSByte of write-data to external temperature sensor.

#### (21) Temperature Sensor Read (TSR) (R43H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Dand Estamal	0	0	0	1	0	0	0	0	1	1	
Read External	1	1	RMSB[7:0]								
Temperature Sensor	1	1				RLSB[	7:0]				

This command reads the temperature sensed by the temperature sensor.

RMSB[7:0]: MSByte read data from external temperature sensor

RLSB[7:0]: LSByte read data from external temperature sensor

#### (22) VCOM And Data Interval Setting (CDI) (R50H)

<u>,                                      </u>		<u> </u>								
Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval Between	0	0	0	1	0	1	0	0	0	0
Vcom and Data	0	1	VBD	[1:0]	DDX	[1:0]		CDI[	3:0]	

This command indicates the interval of Vcom and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).



VBD[1:0]: Border data selection

B/W/Red mode (BWR=0)

	DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
		00	Floating		00	LUTB
	0	01	LUTR	465 6 103	01	LUTW
		10	LUTW	1(Default)	10	LUTR
		11	LUTB		11	Floating

B/W mode (BWR=1)

DDX[0]	VBD[1:0]	LUT	DDX[0]	VBD[1:0]	LUT
01 LUTBW (	Floating		00	Floating	
	01	LUTBW (1→0)	1 (Dofoult)	01	LUTWB (1→0)
0	10	LUTWB (0→1)	1(Default)	10	LUTBW (0→1)
	11	Floating		11	Floating

DDX[1:0]: Data polality.

 $\mathsf{DDX}[1]$  for RED data,  $\mathsf{DDX}[0]$  for BW data in the B/W/Red mode.  $\mathsf{DDX}[0]$  for B/W mode.

B/W/Red mode (BWR=0)

	I				
DDX[1:0]	Data{Red, B/	W} LUT	DDX[1:0]	Data{Red, B/W}	LUT
	00	LUTW	DDX[1:0] Data{Red, B/W 00 00 01 10 10 11 00 01 11 10 00 01 10 01 10 00 0	00	LUTR
00	01	LUTB	10	01	LUTR
00	10	LUTR 10 10 LUTR 11	LUTW		
	11	LUTR		11	LUTB
	11 LUTR 00 LUTB 01 LUTW	LUTB		00	LUTR
01/Default)		01	LUTR		
01(Default)	10	LUTR	11	10	LUTB
	11	LUTR		11	LUTW

B/W mode (BWR=1)

DDX[0]	Data{New, Old}	LUT	DDX[0]	Data{New, Old}	LUT
	00	LUTWW (0→0)		00	LUTBB (0→0)
0	01	LUTBW (1→0)	1 (Dofolt)	01	LUTWB (0→1)
U	10	LUTWB (0→1)	1(Default)	10	LUTBW (1→0)
	11	LUTBB (1→1)		11	LUTWW (1→1)



CDI[3:0]: Vcom and data interval

CDI[3:0]	Vcom and Data Interval	CDI[3:0]	Vcom and Data Interval
0000 b	17 hsync	0110	11
0001	16	0111	10 (Default)
0010	15		
0011	14	1101	4
0100	13	1110	3
0101	12	1111	2

## (23) Low Power Detection (LPD) (R51H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Detect Low	0	0	0	1	0	1	0	0	0	1
Power	1	1	-	-	-	-	-	-	_	LPD

This command indicates the input power condition. Host can read this flag to learn the battery condition.

LPD: Interval Low Power Detection Flag

0: Low power input (VDD < 2.5V)

1: Normal status (default)

## (24) TCON Setting (TCON) (R60H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Gate/Source Non-	0	0	0	1	1	0	0	0	0	0
overlap Period	0	1	S2G[3:0]		G2S[3:0]					


This command defines non-overlap period of Gate and Source.

S2G[3:0] or G2S[3:0]: Source to Gate / Gate to Source Non-overlap period

	<b>,</b> -	 	
S2G[3:0] or G2S[3:0]	Period	S2G[3:0] or G2S[3:0]	Period
0000b	4		
0001	8	1011	48
0010	12(Default)	1100	52
0011	16	1101	56
0100	20	1110	60
0101	24	1111	64

Period = 660 nS





#### (25) Resolution Setting (TRES) (R61H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0				
	0	0	0	1	1	0	0	0	0	1				
Set Display	0	1		HRES[7:3] 0 0										
Resolution	0	1	-	-	-	-	-	-	-	VRES[8]				
	0	0		VRES[7:0]										

This command defines alternative resolution and this setting is of higher priority than the RES[1:0] in R00H (PSR).

HRES[7:3]: Horizontal Display Resolution

VRES[8:0]: Vertical Display Resolution

Active channel calculation:

GD : First active gate = GO (Fixed); LAST active gate = VRES[8:0] - 1

SD: First active source = S0 (Fixed); LAST active source = HRES[7:3]\*8 - 1

(26) Get Status (FLG) (R71H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	0	1	1	1	0	0	0	1
Flags	1	1	-	PTL_flag	I <sup>2</sup> C_ERR	I <sup>2</sup> C_ BUSY	data_ flag	PON	POF	BUSY

This command reads the IC status.

PTL\_FLAG Partial display status (high: partial mode)

I<sup>2</sup>C\_ERR: I<sup>2</sup>C master error status

I<sup>2</sup>C\_BUSY: I<sup>2</sup>C master busy status (low active)

data\_flag: Driver has already received all the one frame data

PON: Power ON status
POF: Power OFF status

BUSY: Driver busy status (low active)

#### (27) Auto Measure Vcom (AMV) (R80H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically	0	0	1	0	0	0	0	0	0	0
measure Vcom	0	1	-	-	AMV	T[1:0]	XON	AMVS	AMV	AMVE

This command reads the IC status.



AMVT[1:0]: Auto Measure Vcom Time

00b: 3s 01b: 5s (Default)

10b: 8s 11b: 10s

XON: All Gate ON of AMV

0: Gate normally scan during Auto Measure VCOM period. (default)

1: All Gate ON during Auto Measure VCOM period.

AMVS: Source output of AMV

0: Source output 0V during Auto Measure VCOM period. (default) \

1: Source output VDHR during Auto Measure VCOM period.

AMV: Analog signal

0: Get Vcom value with the VV command (R81h) (default)

1: Get Vcom value in analog signal. (External analog to digital converter)

AMVE: Auto Measure Vcom Enable (/Disable)

0: No effect

1: Trigger auto Vcom sensing.

#### (28) Vcom Value (VV) (R81H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically	0	0	1	0	0	0	0	0	0	1
measure Vcom	1	1	-	-	- VV[5:0]					

This command gets the Vcom value.

VV[5:0]: Vcom Value Output

VV[5:0]	Vcom value
00 0000b	-0.10 V
00 0001b	-0.15 V
00 0010b	-0.20 V
:	:
11 1010b	-3.00 V

#### (29) VCM\_DC Setting (VDCS) (R82H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0		
Set	0	0	1	0	0	0	0	0	1	0		
VCM_DC	0	1	_	-	VDCS[5:0]							

This command sets VCOM\_DC value

VDCS[5:0]: VCOM\_DC Setting

VDCS[5:0]	Vcom value
00 0000b	-0.10 V (default)
00 0001b	-0.15 V
00 0010b	-0.20 V
:	:
11 1010b	-3.00 V



#### (30) Partial Window(PTL) (R90H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	1	0	0	1	0	0	0	0			
	0	1		H	RST[7:	3]		0 0		0			
	0	1		HI	RED[7:	3]		1	1	1			
Set Partial	0	1	_	-	-	-	-	-		VRST[8]			
Window	0	1				VRS	ST[7:0]						
	0	1	-	-	-	-	-	-	-	VRED[8]			
	0	1	VRED[7:0]										
	0	1	_	-	_	-	-	-		PT_SCAN			

This command sets partial window.

HRST[7:3]: Horizontal start channel bank. (value 00h~13h)

HRED[7:3]: Horizontal end channel bank. (value 00h~13h). HRED must be greater than

HRST.

VRST[8:0]: Vertical start line. (value 000h~127h)

VRED[8:0]: Vertical end line. (value 000h~127h). VRED must be greater than VRST.

PT\_SCAN: 0: Gates scan only inside of the partial window.

1: Gates scan both inside and outside of the partial window. (default)

# (31) Partial In (PTIN) (R91H)

Actio	า	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Partial	In	0	0	1	0	0	1	0	0	0	1

This command makes the display enter partial mode.

#### (32) Partial Out (PTOUT) (R92H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Partial In	0	0	1	0	0	1	0	0	1	0

This command makes the display exit partial mode and enter normal mode.

#### (33) Program Mode (PGM) (RA0H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enter Program	0	0	1	0	1	0	0	0	0	0
Mode	0	1	1	0	1	0	0	1	0	1

After this command is issued, the chip would enter the program mode.

The mode would return to standby by hardware reset.

The only one parameter is a check code, the command would be excuted if check code =0xA5.



#### (34) Active Program (APG) (RA1H).


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Active Program OTP	0	0	1	0	1	0	0	0	0	1

After this command is transmitted, the programming state machine would be activated. The BUSY flag would fall to 0 until the programming is completed.

# (35) Read OTP Data (ROTP) (RA2H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Read OTP data for check	0	0	1	0	1	0	0	0	1	0	
	1	1	Dummy								
	1	1	The data of address 0x000 in the OTP								
	1	1	The data of address 0x001 in the OTP								
	1	1									
	1	1	The data of address (n-1) in the OTP								
	1	1	The data of address (n) in the OTP								

The command is used for reading the content of OTP for checking the data of programming. The value of (n) is depending on the amount of programmed data, tha max address = 0xFFF.




The sequence of programming OTP



### (36) Power Saving (PWS) (RE3H)


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Power Saving for	0	0	1	1	1	0	0	0	1	1
Vcom &Source	0	1	VCOM W[3:0] SD W[3:				N[3:0]			

This command is set for saving power during fresh period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters. VCOM\_W[3:0]: VCOM power saving width (unit = line period)



SD\_W[3:0]:

Source power saving width (unit = 660nS)





# 6. Optical characteristics

# 6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

SYMBOL	PARAMETER	CONDITIONS	MIN	TYPE	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 6-1
Gn	2Grey Level	-	-	$DS+(WS-DS)\times n(m-1)$	-	L*	-
CR	Contrast Ratio	indoor	8		-	_	-
Panel's life		0°C~50°C		1000000 times or 5 years			Note 6-2

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS m: 2

Note 6-1: Luminance meter: Eye - One Pro Spectrophotometer


Note 6-2: Panel life will not guaranteed when work in temperature below 0 degree or above 50 degree. Each update interval time should be minimum at 180 seconds.

#### 6.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd






#### 6.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} x (L_{center}/L_{white board})$ 

L  $_{center}$  is the luminance measured at center in a white area (R=G=B=1) . L  $_{white\ board}$  is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



# 6.4 Bi-stability

The Bi-stability standard as follows:

Bi-stability	Result					
		AVG	MAX			
24 hours Luminance drift	White state △L*	-	3			
	Black state △L*	-	3			



#### 7. Point and line standard

# **Shipment Inseption Standard**

Part-A: Active area Part-B: Border area Equipment: Electrical test fixture, Point gauge

Outline dimension:

79.0(H)×36.7(V) ×1.18(D)

Unit: mm	
----------	--

	Temperature	Humidity	Illuminan ce	Distance	Time	Angle	
Environment	<b>23</b> ±2℃	55± 5%RH	1200~ 1500Lux	300 mm	35 Sec		
Name	Causes		Part-A	Part-B			
	B/W spot in glass		D ≤ 0.	.25mm	Ignore		
Spot	or protection	0.2	4	Ignore			
	sheet, foreign mat.	0.4mm < D			0		
	Pin hole Scratch on	Leng	th	Width	Part-A		
Scratch or	glass or Scratch on	L ≤2.0mm		W≤0.2 mm	Ignore		
line defect	FPL or Particle is	2.0 mm < L≤ 5.0mm		0.2 mm <w≤ 0.3mm<="" td=""><td>2</td><td>Ignore</td></w≤>	2	Ignore	
	Protection sheet.	5.0 mm	1 < L	0.3mm < W	0		
		D1, D2 ≤ 0.2 mm			Ignore		
Air bubble	Air bubble	0.2 m	4	Ignore			
			0				
Side Fragment	V Fmm V 1 mm 9 diaplay is als Isnars						
<u> </u>	X≤5mm, Y≤1mm & display is ok, Ignore						


Remarks: Spot define: That only can be seen under WS or DS defects.

Any defect which is visible under gray pattern or transition process but invisible under black and white is disregarded. Here is definition of the "Spot" and "Scratch or line defect".

Spot: W > 1/4L Scratch or line defect: W  $\leq 1/4L$ 

Definition for L/W and D (major axis)


FPC bonding area pad doesn't allowed visual inspection.



Note: AQL = 0.4



# 8. Packing





#### 9. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.