Five-Stage MIPS Pipeline in Verilog HDL

Yurong You (ID: 5140519064)

ACM Honored Class

September 3, 2016

ABSTRACT

This report is a detailed summary on the five-stage MIPS pipeline project I have finish in this summer. The design is elaborated on both the whole and the part in this report. The pipeline supports all MIPS standard integer instructions except those related to coprocessors, and the forwarding, hazard control and branch control techniques are all fully implemented. The pipeline not only passes the basic Yamin Li's experiment code, but passes the all self-designed test cases which are intended to test the pipeline's completeness on supporting every part of the MIPS integer instruction set. Source code in Verilog HDL and the pipeline blueprint are all provided.

CONTENTS

1	Intr	oduct	ion and Design Philosophy	3
2	Ma	in Mo	dules Elaboration	3
	2.1	Stage	Modules	3
		2.1.1	Instruction Fetch	4
		2.1.2	Instruction Decode	4
		2.1.3	Execution	5
		2.1.4	Memory Access	5
		2.1.5	Write Back	5
	2.2	Stage	Sandwich Modules	5
	2.3	Contr	rol Modules	5
		2.3.1	Forwarding	5
		2.3.2	Hazard Control	6
		2.3.3	Branch Control	6
	2.4	Regis	ter File	6
3	Tes	t Sum	mary	6
4	Fur	ther E	nhancement	6
Re	efere	ences		7
Α _Ι	open	dices		8
Αl	open	ıdix A	Instruction Summary	8
Αı	open	dix B	Pipeline Blueprint	9

1. Introduction and Design Philosophy

This report is for the final project of course MS108, computer system I. In this project, I implemented a comprehensive MIPS classical five-stage pipeline which supports all but two (co-processor instructions) MIPS standard integer instructions¹. A summary on the supported instruction set are presented in appendix A.

On designing the structure of pipeline, I take [4] and [2] as reference, but I found that different functional units in Lei's design are coupling with each other, which will lead to inconvenience if we are to extend the functionality of our pipeline, and a large part of Li's design are low-level implementations on function units, which I think might be unnecessary. Thus I decided to design a pipeline for myself, following principles as follows,

- 1. apply Register-transfer level (RTL) modelling;
- 2. separate different stages;
- 3. separate control-path and data-path.

The blueprint of my design is presented in appendix B, note that due to the limited space, I do not circle what stage module consist what modules.

The branch control, hazard control and forwarding are inspired by [3]. Different functional units are implemented in different modules, the main part of which will be introduced in the next section. The modules are connected by pipeline.v to compose the whole pipeline. Source code is available on https://github.com/YurongYou/MIPS_CPU.

2. Main Modules Elaboration

2.1. STAGE MODULES

There are five stages in this five-stage MIPS pipeline.

¹https://en.wikipedia.org/wiki/MIPS_instruction_set

2.1.1. Instruction Fetch

Implemented in IF.v. The main function of this module is to generate PC, the address of current instruction, which will be sent to instruction memory (ROM) in pipeline.v to access instruction. This module consists of merely a D-type flip-flop with enable port to store the address. It takes control signals and branch address from hazard control module and branch control module to implement those control.

2.1.2. Instruction Decode

Implemented in ID.v. This module is mainly a decoder, which takes instruction from IF module as the input and outputs several control signals. Those signals are

Signal	Meaning
WriteReg	whether or not is to write register
MemOrAlu	the source to write register is from memory or ALU
WriteMem	whether or not is to write memory
ReadMem	whether or not is to read register
AluType	the type of computation to perform in ALU in execution stage
AluOp	the subtype of computation to perform in ALU in execution stage
AluSrcA	the first source of ALU is (rs or shamt)
AluSrcB	the second source of ALU is (immediate or rt)
RegDes	which register is to be write
ImmSigned	use signed or unsigned extended immediate
is_jal	whether or not this instruction is a jal instruction

Table 2.1: A Summary on the decoder's output signals

Note that the "MemOrAlu" signal is indeed redundant (can be inferred from "WriteReg"); and the reason why there should be a "is_jal" signal is that this instruction is asking to put PC + 4 into the 31th register and jump to a specific instruction address, which is too special to be integrated effortlessly with other instructions in my implementation. These signal will go all the way down to the following stage to control the pipeline.

This module also output several (signed/unsigned extended) segmentations on the instruction such as shamt, imm, etc.

2.1.3. EXECUTION

Implemented in EX.v. This module implements the forwarding on the source of ALU and performs the computation specified by "AluType" and "AluOp" in ALU. The forwarding is performed according to the signals sent by the forwarding module.

2.1.4. MEMORY ACCESS

Implemented in MEM. v. Memory access follows the standard of Wishbone Bus ², which has a brief usage guide on page 257 of book [4]. I use a write memory controller and a read memory control to modify the data in order to get the desired form.

2.1.5. WRITE BACK

Not implemented as a single module, since there is just one switch on the source of data, from the ALU or the memory, to write back into the register file.

2.2. STAGE SANDWICH MODULES

Also call "pipeline registers", but I prefer this name. These modules are merely collections of D-type flip-flops, which can update data on the rising edge of clock. See source code if_id.v,id_ex.v and ex_mem.v.

2.3. CONTROL MODULES

2.3.1. FORWARDING

Forwarding unit takes signals from various stages and output the forwarding control signals. There are 6 kinds of forwarding, and the control logic is presented as follows,

- 1. Forward Alu result in MEM stage to EX stage
- 2. Forward Alu result in WB stage to EX stage
- 3. Forward Mem result in WB stage to MEM stage

²https://en.wikipedia.org/wiki/Wishbone_(computer_bus)

- 4. Forward Alu result in WB stage to EX stage
- 5. Forward Alu result in EX stage to ID stage
- 6. Forward Alu result in Mem stage to ID stage
- 2.3.2. HAZARD CONTROL
- 2.3.3. Branch Control
- 2.4. REGISTER FILE
- 3. Test Summary
- 4. FURTHER ENHANCEMENT
 - 1. Out of order execution
 - 2. Cache
 - 3. Exception and interrupt
 - 4. Synthesis on FPGA

REFERENCES

- [1] J.L. Hennessy, D.A. Patterson, and K. Asanović. *Computer Architecture: A Quantitative Approach*. Computer Architecture: A Quantitative Approach. Morgan Kaufmann/Elsevier, 2012.
- [2] Yamin Li. *Computer Principles and Design in Verilog HDL*. Tsinghua University Press, 2011.
- [3] D.A. Patterson and J.L. Hennessy. *Computer Organization and Design: The Hardware/Software Interface*. The Morgan Kaufmann Series in Computer Architecture and Design. Elsevier Science, 2013.
- [4] 雷思磊. 自己动手写 CPU. 电子工业出版社, 2014.

APPENDICES

APPENDIX A INSTRUCTION SUMMARY

R multu \$s,\$t 000000 sssss ttttt ddddd 00000 011001 (HI,LO) = (64	H-bit) \$s * \$t H-bit) \$s * \$t HI = \$s % \$t
Arithmetic R	H-bit) \$s * \$t
Arithmetic R	H-bit) \$s * \$t
Arithmetic R	H-bit) \$s * \$t
Arithmetic I addi \$t,\$s,C 001000 sssss tttt CCCCC CCCCC CCCCC I addiu \$t,\$s,C 001001 sssss tttt CCCCC CCCCC CCCCC R mult \$s,\$t 000000 sssss tttt ddddd 00000 011000 (HI,L0) = (64 R multu \$s,\$t 000000 sssss tttt ddddd 00000 011001 (HI,L0) = (64 R div \$s,\$t 000000 sssss tttt ddddd 00000 011010 L0 = \$s / \$t, R divu \$s,\$t 000000 sssss tttt ddddd 00000 011011 L0 = \$s / \$t, R and \$d,\$s,\$t 000000 sssss tttt ddddd 00000 100100	H-bit) \$s * \$t
I	H-bit) \$s * \$t
R mult \$s,\$t 000000 sssss ttttt ddddd 00000 011000 (HI,LO) = (64 R multu \$s,\$t 000000 sssss ttttt ddddd 00000 011001 (HI,LO) = (64 R div \$s,\$t 000000 sssss ttttt ddddd 00000 011010 LO = \$s / \$t, R divu \$s,\$t 000000 sssss ttttt ddddd 00000 011011 LO = \$s / \$t, R and \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 110010	H-bit) \$s * \$t
R div \$s,\$t 000000 sssss ttttt ddddd 00000 011010 L0 = \$s / \$t, R divu \$s,\$t 000000 sssss ttttt ddddd 00000 011011 L0 = \$s / \$t, R and \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100100	, HI = \$s % \$t
R divu \$s,\$t 000000 sssss ttttt ddddd 00000 011011 LO = \$s / \$t, R and \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100100	
R divu \$s,\$t 000000 sssss ttttt ddddd 00000 011011 LO = \$s / \$t, R and \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100100	
I andi \$t,\$s,C 001100 sssss ttttt CCCCC CCCCC	
R or \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100101	
I ori \$t,\$s,C 001101 sssss ttttt CCCCC CCCCC CCCCC	
Logical R xor \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100110	
R nor \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 100111	
R slt \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 101010	
R sltu \$d,\$s,\$t 000000 sssss ttttt ddddd 00000 101011	
I slti \$t,\$s,C 001010 sssss ttttt CCCCC CCCCC CCCCCC	
R sll \$d,\$t,shamt 000000 sssss ttttt ddddd 00000 000000 \$d = \$t	<< shamt
R srl \$d,\$t,shamt 000000 sssss ttttt ddddd 00000 000010 \$d = {16'b0,	\$t >> shamt}
	}}, \$t >> shamt}
Bitwise Shift R sllv \$d,\$t,\$s 000000 sssss ttttt ddddd 00000 000100 \$d = \$:	t << \$s
R srlv \$d,\$t,\$s 000000 sssss ttttt ddddd 00000 000110 \$d = {16'b0), \$t >> \$s}
R srav \$d,\$t,\$s 000000 sssss ttttt ddddd 00000 000111 \$d = {{16{t[31	l]}}, \$t >> \$s}
lw \$t,C(\$s) 100011 sssss ttttt CCCCC CCCCC CCCCCC	
l h \$t,C(\$s) 100001 sssss ttttt CCCCC CCCCC CCCCCC	
I lhu \$t,C(\$s) 100101 sssss ttttt CCCCC CCCCC CCCCCC	
lb \$t,C(\$s) 100000 sssss ttttt CCCCC CCCCC CCCCCC	
l bu \$t,C(\$s) 100100 sssss ttttt CCCCC CCCCC CCCCCC	
Data Transfer sw \$t,C(\$s) 101011 sssss ttttt CCCCC CCCCC CCCCCC	
I sh \$t,C(\$s) 101001 sssss ttttt CCCCC CCCCCC	
sb \$t,C(\$s) 101000 sssss ttttt CCCCC CCCCC	
I lui \$t,C 001111 00000 ttttt CCCCC CCCCC	
R mfhi \$d 000000 00000 00000 ddddd 00000 010000	
R mflo \$d 000000 00000 00000 ddddd 00000 010010	
Conditional I beq \$s,\$t,C 000100 sssss ttttt CCCCC CCCCC	
branch I bne \$s,\$t,C 000101 sssss ttttt CCCCC CCCCC CCCCCC	
J j C 000010 CCCCC CCCCC CCCCC CCCCC addr = {PC_plus_c	4[31:28], C << 2}
Unconditiona R jr \$s 000000 sssss 00000 00000 001000	
	4[31:28], C << 2}

Table A.1: A summary on supported MIPS instructions

APPENDIX B PIPELINE BLUEPRINT

