UNITE -I

Name: Prof. Ghave Assistant Professor.
Computer Department.
8089777708
ghave-anand@gmail-com


1. Parallel Processing Concepts

- * Introduction of Parallel Computing:

 parallel computing is basically used to describe about the.

 Solving of a single problem using two or more processor.

 e.g. Supercomputer
 - Paraltel Computing is a type g computing/computation or the exe-g processes are carried out simultaneously. Large problems can often be divided into Smaller ones, which can then




* Motivation for popullelism =

be solved at the same time."

- -> 1) Increase not g transistors in Integrated chips enhances
 Computing power.
 - 2) Improvement in storage technology (Memory Disk.)
 - 3) Improve n/wing devices and systems for Data communications.
 - 1) Increase nos of transistors in integrated chips enhances.

 Computing power.
 - --- The power g CPU increases because g the additional transistors in the Ics.
 - and these unit can be assigned to perform processing task individually PROF. ANAND GHARU (PVGCOE, NASHIK)

- 2) Improvement in storage technology (memory /Disk)
- ->-As we may know, ouccensor alone in not responsible for the enhancement in computation speed but primary memory as new so disk speed also play very significant sole.
 - han incheaped but at the same time memory should be able to feed the required data for execution
 - The tech called locality g references in used to manage the mismatch too the memory of the processor speed




Cache & Main Memory

- The funtest memory is termed as cache memory is used to cope with situation. it is footened memory
- 3] Improved Networking Devices and Sys for Data Commit
 - Naw a days, use g Internet as a large platform for 11ed and distributed Computation.
 - Internet is used to provide the environment for performing large Computation.
 - transfer informatic from one mode to another mode through use of Internet-
- * Scope of Parallel Computing &
- -> The parallel computing in suitable for the problems require much more time for Computation completion.
 - It is used based on high end engg & scientific problem
 - This includes computer based simulations and computational
 Bluld dynamics (CFD) as well as other computer based
 digital image processing and security algorithms.

- * Application g 11º1 Computing in Engg =
- >= parallel computing is basically for speedup g computation.
 - This phenomenon in adopted in several engg applications domain such as accordynamics, optimization algo., like branch of bound and genetic programming, clustering etc.
 - * Application in Scientic area ?
 - To show the simulated behaviour g real world entities by using mathematical formular.
 - The scientific appli? are major candidates for the 1^{el} computation e.g. weather forecasting and climate modeling oil exploration and energy research, drug discovery & genomic research etc.
- & Commercial Appli for 11el computing. +
 - It require more processing power in the current market trends because pertorning many activities simultaneously
 - we can consider multimedia application as commercial application
- * 11el computation application in Computer system?
 - The computation perform in help by the use of collection of low power computing devices in the form of curstons.
 - The group g computer connected together to solve complex problem is fermed as cluster computing system.
 - It is basically applied in the field g computer security.

* Parallel Bogramming Platforms:

- The basic component of the sequential computers are memory unit and the processors.
- In some system, memory unit is connected with the processor than the data path.
- The multiplicity is used for performance improvement.
 - The multiplicits as achieved by introducing multiple elements.
 - g mamay unit, proceeding element and data parts.
- There are 2 variation in multiplicity.
 - whereas it can be exposed to the programmer in diff- form-



- Superscalar mic in haped on Non-neumann architecture But it can issue more than one instru per clock cycle.
- A superscalar m/c uses multiple pipelines because with a single.
 pipeline it is not possible to issue multiple instal.
- The classifications of the superscalar processors one based upon the maximum number of instruction the issued at the same time.
- This is depend on the pipeline Structure used in the processor

* Yeary Long Instru Word processors (YLIW) &

- ->-VLTW (very-Long instruct word) Architectures are considered.

 as one g the suitable afternatives to achieve. Instructives level.

 11813m (ILP) in programs.
 - MIW orchitecture one used for exe. g more than one basic.
 - NITW architecture can store multiple instruct in single word.

 In VITIN based system a 11el compiler is used to generate.

 operation to be executed in 11el in the same word.
 - The compiler is responsible for resolving dependancies among instal at compile time.
 - VLIW in this architecture indicates that the proge to be executed in such processors is to be recompiled in a way that the instrument sequentially was existense of stall in the pipeline.
 - In this architecture, it is not required for the h/w to examine the Instructure about the instructure executed in 1961.
 - The compiler determines which oper to be executed in 11el.
 - The performance of VIIW architecture is very good when sequential prog written in c or fortran lang are executed.

 after recompilation for such system.
 - The YLIW compiler ensures that all oper in executing unit-
 - The VLIW architecture (processed) are used in application area where bigh performance is required with less cost.
 - e.g. DSP. (Digital signal processing)

- * Basic Working of VLIW Processor : (Principle)
- VLIW procenois banic aim to speeding up: computation by exploiting ILP.
- TUIN when same how core an superscalar processors with multiple execution unit (EU) working in 1181.
- in which a pplical word length consist g multiple operations in which a pplical word length considered from 52 bits to 1 kbits.
- In this, all oper in an Instruct one executed in lock-step-mode.
- The VLIW processes relies on compiler to find 1181ism and schedule dependancy free prog. code.
- * Advantages g VLIW =
- do not need complicated logic to check for dependancies
- Eliminated Complicated Instru schedulling
- Compiler is critical to performance.
- + Disadvantages g VLIW?
- Increased eade size to empty "slob"
- Increased Memory bandwidth
- Compiler is critical to performance " must do all dependancy resolution.
- cache misses in one pipeline will force all pipelines to stall in a "pure" VLIW machine.
- * Limitation of Memory System Performance?
 - As we know, performance g compute not only depend on processing element but memory also does matter.
 - The use g cache memory shows a very useful impact on the overall performance g the system.
 - A cache is a high speed memory to be used as the butfer memory. It is logically placed bet CPU & main memory

- controller resides bet processor and memory - The access of the memory is handled by the controller as an intermediate entry entry. - The processor send it's read (write request to the possessor) - The controller performs the translation of memory addresses and request into appropriate signals for the underlying memory. - Finally controller pames these signal to the memory chips. PROCESSOY Controller Momory. Conholler bet Memory and processor. - The memory system performance can be assented by measuring the speed at which a seq. g operation performed by the system Laterry is measure limitation g memory because when we execute non instand throw memory, then processor should be able to provide speed as fast as needed. otherwise there can be delay bet procesur & memory speed. - In this, dependencies must be resolving while executing procen. - processor & memory acres speed should be compatible. * Use of Caches for Improvement of Latency:
- Memory Bandwigth.

 Memory Latency hiding tech

 Fffect g Multi-threading & Prefetching.

 PROF. ANAND GHARU (PVGCOE, NASHIK)

- * Basic Working of VLIW Processor : (Principle)
- YLIW procenois banic aim to speeding up: computation by exploiting ILP.
- YITH was some how core as superscalar processors with multiple execution unit (EU) working in 1181.
- In VIIW procenor an instructionsist g multiple operations.

 In which a spiral word length considered from 52 bits to 1 Kbits.
- Inthis, all oper in an instruct one executed in lock-step-mode.
- The VLIW processor relies on compiler to find 1181ism and schedule dependancy free prog. code.
- * Advantages g VLIW =
- do not need complicated logic to check for dependancies
- Eliminated Complicated Instru schedulling
- Compiler is critical to performance.
- + Disadvantages g VLIW:
 - Increased code size to empty "slob"
 - Increased Memory bandwidth
 - Compiler is critical to performance " must do all dependancy resolution.
 - cache misses in one pipeline will force all pipelines to stall in a "pure" VLIW machine.
- * Limitation of Memory System Performance?
 - As we know, performance g compute not only depend on procening element but memory also does matter.
 - The use g cache memory shows a very weful impact on the overall performance g the system.
 - A cache is a high-speed memory to be used as the buffer memory. It is logically placed bet CPU & main memory


* Limitation of Memory system performance of - The effective performance g a (computer) program on a computer. relies not just on the speed g processor but also on the ability of the memory system to feed data to the processor. - Execution speed highly depend upon the speed at which. instril and data supplied to the processor by memory component A cache is high speed memory to be used as buffer memory. It is logically placed but CPU & main memory. - Latency = It to the time elapses ber the start of oper and complet g operation laterally does not provide complete infor about performance. g the memory system. - The compoller resides bet processor of physical memory. The access g memory by the processes is handled by the compuller. op an intermediate entity. processor. Controllet Memory Controller ber Processor & Memory - Bandwidth + The rate at which data can be pumped from the memory to the processor determines the bandwidth of memory system or Use g Cache for Improvement g latency: - The Cache memory is used to enhance the access speed g. any storage devices e-g. disk drive, main memory, tape storage, web server :- for other cache also. The principle upon which cache works is called locality

- The Cache are divided ento 2 caches - hardware & Software.

- The Cache is memory with law latercy & high bandwidth.

properties.

If one page /eppi? in already fetched by processor they it is seved in cache memory so next time it can be fetched by cache mem so it improves latency g computer.



- There are 2 teems used here cache-hit and cache miss.

 When the requested data references in satisfied by the rache in called cache-hit otherwise cache miss:
- The cache memory comes with different system.

 Actually amount g data that can be stored in the cache h

 Considered as the capacity g that cache,

 e.g. 32 KB Cache.
 - 1) Cache block contain multiple byte/words of data.
 2) Cache set now in the cache.

* Memory Bandwidth & (Double data Rate (DDR))

- Memory Boundwidth is the rate at which data can be read from or stored into a semiconductor memory by a processor.

- Memory Bandwidth usually exprened in units g byte per second.

- The memory Bus of memory unit are used to determine memory bandwidth.
- The memory Bandwidth can be improved by increasing, size g memory block.

at Memory Latency hiding techniques =

- The increase in memory latercy typically occurs when need arises to access Remok memory.

e.g. Pistributed Shared memory based System.

The important Laterry hiding tech are as follow:

1) Using Prefetching techniques =

- The prefetching is either software/hardware. Controlled.
- In sho controlled prefetching, explicit "prefetch" instruction are issued for data that is known to be remote.
- In hiw controlled prefetching, it is done throws use glong cache line to capitalize on spatial locality or through the instruction lookahead.
- The prefetching tech is used for latency hiding because.
 it brings instruct or data. Close to the processor befor their actual requirement.
- The direct effect of this schome is that the time duration.

 bet the issues of instruct and it's actual references is increased.

 This is very significant impact when latences are large.
- 2) Use g Coherent Cacheing tech
- 3) Relaxing the memory consistency Requirement.
- 4) Using Multiple Context to hide latency

* Limitation of Memory System performance:

The effective performance g a (computer) program on a computer.

relies not just on the speed g processor but also on the

ability g the memory system to feed data to the processor.

- Execution speed highly depend upon the speed at which instrib and data supplied to the processor by memory components

- A cache is high speed memory to be used as buffer memory.

It is logically placed but CPU & main memory.


- Latency =

It to the time elapses ber the start of oper and complete

Latercy does not provide complete infor about performance.

g the memory system.

The access g memory by the processes is handled by the computer on an intermediate entity.



Conholler bet Processor & Memory.

- Bandwidth +

The rate at which date can be pumped from the memory to the processor determines the bandwidth of memory system


or Use g Cache for Improvement g latency:

The Cache memory to used to enhance the access speed gard other access speed gard


e.g. disk drive, main memory, tape storage, web server. for other cache also

The principle upon which cache works is called locally g references

* Parallel Computing platforms ? >- To facilitate liet platform, we need to study physical & Logical org physical org means actual who org of the plateform logical org means, programmers view of the platform. - * Control structure g 11el platform ? - In this, sys- in divided into multiple. Smaller pour is granulai in smoture. there are 2 Hoss D Cource grained 2) Fine grained. - When sys is divided into large non g small part is called as fine grained. sys is divided into smaller new g large poorts is called as course grained. - The term granularity is used to describe about the divisia g a tosk into mos g smaller subtasks. - The granularity in IRI prog. is considered as different lare. e.g. prog. level and instruit level. - There are a approaches for working a procening unit in a liet computer: - First, Single Control unit is used to co-ordinate all proceeding unit-centrally - second, it is based on working of various processing units independantly: * SIMD = (single Instru stream of Multiple Data stream) Architecture + -> In SIMD processor, one instruction Data item works on several data item Instra PE Simultaneously by using PE - -Several procening elements (PEs) all g which carry out the same. operation on Shoon in his SIMD Architecture The SIMD model sys uses single control unit to dispatel multiple instar to various processing element PROF. ANAND GHARU (PVGCOE, NASHIK)



- MIMD. (Multiple Instruct Stream Multiple data stream) Architecture:
 This model represent the sys: capable g executing multiple
 instruction multiple data sets simultaneously:
 - In fact, MEMD in used to describe a lift mic able to perform independent computation at same time.
 - The MIMD clan g mic can execute independent program out the Stame time. The procenting elements included in MIMD clan g omly execute different progs at a time
 - it's own instal and operates on it's own data.




- * Comm model for 11el platform:
- there are diff form g transfer among now g 18th task.
- The havin 2 forms are 1) Shared data approach.

 11) message passing approach.
- & Shave- Address space ?
- all processor included in the system.
 - This shared space is used to provide. Interaction among most g processor by modifying data objects.
 - The sys is also called as multiprocessor system. bez. it support the 119 program approach team as single program. Multiple data (SPMD) program.
 - This type of plattorm uses seperate mem: amociated colter the processor or common memory unit globally available for all the processors included in multiprocessing environment.

 The share address space platform is clanified as: NUMA & UMA.

A NUMA: Non Uniform Memory Access:

- It allows memory acress to every processor who any restriction.
 - A block of is attacked to the processor and all block of mem can be accessed by throw the path provided by the use of interiors now




NUMA.

- A processor has direct path to the block of memory
- much fuster than accepting block MEME from CPUI.


 The significant implication
 - i.e. It we map address carefully it may be possible to keep most g the infor required by a processer in the block attached to it.
- therefore. The CPU can accent that memory directly and reducing the contention for the common thus. Since the time to accen a mem loc depends on whether it is attached to invoking epu. or not.

 This model is called NUMA.




This happen box coding for such platform is similar to coding wouldly done in social prog for single poor mic. - the inkinistran among the lead write operation are handled. requires the use of mutual exclusion or some others tools for synchronization

* physical Org of 11el plateforms +



Neumann Architecture Machine.




* Interiornection n/w for 11el Computer = > Def : " Parallel computing system consist of mouthan one processor and there processing element is connected to memory unit directly or indirectry. Interiorned new is needed to soute data when processor. needs to accen memory structure. - classification of Interconnection Networks & - It is divided into static of dynamic clames. - The conne ber i/P 3 off modes are fixed for entire. duration of comm is called as static plus egg. linear array , ring , tree , star , mesh , hypercube etc - The worme best the isp and output is attemed but fixed (variable) is called as Dynamic niwe.g. Buses, crossbar switchs of multistage n/w, mesh www.ex In static interconnection NW, nodes are connected using point to point comm links. Static now is also ralled as direct network. - In the other hand, dynamic interiorne new, is built up using the switches and committink. - Dynamic nice are referred as Indirect nice. * Network topologies & - NIW topology are graphical representation g various grangement g nodes and committinks among nodes * Bus Based Network : - This is simplest type of pla (intercome) used and state by nature. -In this n/w, all element share common comme link as Shawn in fig.

- this is most inexpensive now the nodes can easily be added.


 8 deleted from this now.
- This nin always has requirement for hardling g conflict whe several node elements request for the Bio at the same time
- The Bus Compation mechanism is used to provide bus access on a TEES benefo

* Coossbaz Network ?

- Thu is one of the simples now topology used for interconne? among computing nodes.
 - It consist g 2-dimensional grids g switches:
- this now provides non-blocking connectivity ber i/p and oils.
- This per a interconnection no provides the charactristics in which any a the ill can join to any a the old



- The conne establishment is done that a cross point for parhaular now its and a parhaular recolumn off.
- The not g switch requirements for a new with M 119501P is N



Switch Connection.


* Fully - Connected Nehoook &

- This is one of the most pavelful interconne topology used for providing connectivity among nodes.
- In this type g topology, each mode is directly connected to
 - The shortzoning of this m/w is that, it requires too many
 Connections


PES PEA


- Linear Arrayt

- It is one of the fundamental internome now postern.
 - In this type of now, processes are connected in 1-D linear inray




- only one adjacent processor and all the intermediate element are connected with 2 adjacent processing element
- * Meshes A mesh is 2 D now In which processing stoment are arranged in 2 D gold. The scropf coll posi? are used to denote a particular processor in the mesh n/w.





- * Cache Coherence in Multi-processor systems ?
- The shoned memory much processes system equipped with a seperal cache memory for each processes.
 - Such sys exceeps many copies of data and Instrict in the fastian that one copy in each each memory.
 - when copy is changed by the processor other copies must also reflect with changes.
 - Here couche concrency deals with the changes in the Shared data should propugate throughout the sys in a timely fastice



Multiprocessor system with shared Memory.


* Cache Coherence Problem =

- In the staned memory, private each in anoticed with each processor. In such situation each cache contains insultiple copies of the same data
- The problem occurre when all processor are allowed to update
 the data independently. This is called as cache coherence
 problem.
- The sys is called coherent only when every read oper results in the value which is updated by previous write operation, even by the grocess at any other processor of that system.

 The sys must be able to maintain a coherent view of memory.
 - Is is required to maintain consistency of data in shored resources of individual local cache memory in the system.
- The dealing with this consistency issues is called as
- where each processor have local caste as well as


 (an alles global shared caste 9 to system


- The basic things included with coherency associated in muliprocena system are migration and Replication. - The genute chamback while accepting shall dots that is not available locally are lating of bandoldte. - cacle coherence protocool are implemented at his sevel Instead of the stw box of the efficiency of the alters. The cache cohereny protocol is used to neep records about the should deep bucks and their anociated states. - snooping and directory based are g 2 types g consience protisted. PROF. ANAND GHARU (PVGCOE, NASHIK)



It is used in bus based System. It is suited for multiprocessor system - In this, mem. toas is carefully observed by all processor processor takes appropriate action whenever required in the form g invalidation & update operation g local cuele contat. - The term snooping is used bee when data is copied to the local cache every ofter cache with the data from Same block can track the shoring of the memory block. - And this stage, other cache or cache controller snoops via. the bus & watch about their data is being requested by other cache. In diag, cache L & M are lonnected via a bus. The data trainfu ocem bop a cache when cache M receive a Snoop hit from Cache 1, which has actually requested it som mency - The shared him has properly to broad cast Coherent infor in very fast manner among all processions. - This multiprocessor system strictly maintain consistency g data in updating intoi among all processors - the shared has become bottleneck when large non a processa. in included. This situation can be hardled by forceasing bandwid. - In some interconne n/w, like Bus n/w it is fearible to broadcast consistency and to all Cache. In this it is required that every eache should execute. Consistency and to find out whether it refers to data in cache


becaus each Cache snoops On the new for every incoming consistency ands.





1) Instruct Level 19 ism (ILP) -> modern process has ability to execute several open q. a prog simultaneously. - TLP is the meanues about how many oper amounted with a prog. can be performed simultaneously. - This is hardled by overlapping the Instrut of proof during exe and no actually termed as ILP. - 3 In this, multiple instar from same. Initial stream execute concurrently. - Such Institut are generalist of minged by how being e.g. superscalor processor / compiler It generates instour to be executed Concurrently. as an example of VLIW. 2) Thread-level 11elism = - Thread-level IFlism occur when multiple thread or Institut sequences in a same application executed concurrently - In this, prog. is divided ento independent part in which each paid is called thread, and there threads execute. concurrenty. - The IPPISM occur here box thread can have the effect. g seperate independent prog. running together and seperate activition are being performed inside the same IRI prog - This type of littism is used in MIMD clam of mic. - There are 2 types 1) fine grained 2) Course grained multithreading - Thread level 11elism comes under task level 11elism, bor it is based upon org g prog- or computing sol into set a thread for Simultaneous exe goodifferent procenor. of Transachan level 118/11mf A trans in seq. g infor exchange and related work Considered as a unit in praming. The form toans level 18/15m is used to describe Concurrent exe of multiple processors and threads from PROF. ANAND GHARU (PVGCOE, NASHIK)

& Companision g SIMD & N	MIMD.
SIMD	MIMD
1] SIMD auchi- are simple.	1) MIMD arch au complex.
R] low cost	2) medium cost
3) only one prog. copy is required to be stored	3) Non g prog cupies depends on the non g PE. fach PE store it's own copy g prog
1) control unit contains only one decoder.	4) control unit is available in every P.E.
5) provides scalability Inter g size & performand.	but provides good performance.
6) Eync's inrequired implicitly as prog level.	6) Handling y syrol. requires explicit data stauch 4 operation
de Dataflau model - Asyñ exe Le Dataflau graph operator,	, no sequencing , Datatic Represidence , switch actor.
* multithreaded Archi -	single, multi-core.



a 7 and in 1191 machines &
to Commi Cost in 11º1 machines & - The 11º1 computing platform provides facility for executions
- The Hel compuning plantom promise
- the manan module of theme it progs execute in diff
- the range module of there haved the eystern or in
- The module need to communicate the
Those days a language of the contract of the c
The state of the s
for 11el praming, protocol used in commi etc.
- Issues affect the Overall Comm?
- Tissues affect the Overall Comm. D Message passing Cost: Theory you can write your own.
factors are:
cale a south of algo. Interest
per-hop time, per-word transfer, Store & forward-routing
and cut through routing.
3 stored & forward Pouting
3 Stores 9 Torong
3) packet Pouling
4) Cat-through routing.
AL S
* Level of 11ºlism?
- There are 2 types 1) How relism 2) s/w Helism.
- There are 2 types 1) till provided at architecture peut - In him, it includes activities provided at architecture peut
itself.
- In s/w, It is divided into 119/15m haved on task of data level.
- The types of 11/13m in applications are
terret Instruction delect
in Thread level or lask level
3) Transaction feed Mism.

- The single instruct multiple thread archi. has been developed to achieve throughout Computing with high energy efficiency.

 In today's computing field, SIMT processors are used most
 - g the times for Graphics Processor Units (GPUs)
 - The SIMT avoids in created with the combined supports.
 from how & slw sides.
 - The hiw circhi side in SIMT provides an approach for the.


 Conversion g scalar instruction vector style single instruct

 Multiple data [SIMD] proceeding for the achievement g.

 energy efficiency:
 - On the other hand slw side, the SIMT prof mudel for e.g. CODA and OpenCL provides facility to achieve data 191ism. to be implemented as task-level 191ism.
 - * Micro-archi g SIMT -
 - The micro archi g on SIMT core in shown in fig.

 An instru? is selected & issues from ready worps in warp.

 Schedulat to the multiple exe pipelines.



Micro-Archi. g an SIMT core.

- These multiple exe-pipelines are also called as streaming processors or processing elements (PEs)
- dependancies requires for the exe- g next instru have been resolved.
 - In the architeach enterry g warp schedular contain the infort

* SIMT pro model+

- The data liftim is expressed as task level according to the SIMT progri model.
- The prof model here follows the single prog. multiple thread.

 paradigm this indicates that all threads shares the same progs.
- The scalar code commonly called as benned code is written.
 In an appli developed to ultilize the paver g SIMT machine.
- All thread execute the same kernel fu? and are also referred as work items. each thread identifies the data to be operated. upon using the unique identifier.

* SPMP (Single prog Multiple Data) =


- anshull it using the comb g other IPI prog model.
- In this proq, single prog. in created by combining multiple task (thread or processes) and these task earn be executed concurrently.
- The SPMD approach gill prog has widespread use in the field of massively 181 and scientific computation-
- This model is based, on approach g having multiple processor and mapping g data elements g the data structure. into these procusors.
- The SPMD model to charachized by the fact that the.

 executable progrunning on these node are same but the

 data upon which the step of these prograph are different.

 In this, it splits applied data among various processors.
 - This type of 11°lism is referred as geometric 11°lism, domain decomposition or data 11°lism.

- The overall data used by appli is divided and given to a set g processes included to solve the problem.
- One can easily understand SPMD by the use of an e.g. Consider matrix multi prog on 4 nodes gill computing sys.



Base structure g SPMD model g computing

- In this arrangement, 3 nodes are given exclusive responsibilities
to act as slaves whereas one node act as master as well as
involve in computation as a slave also.


- Also annume 2 matrixes A &B g size 100×100 for multip?

The whole matrix can be divided boto 4 chunks with 25 elements in each box each overall 4 nodes are available for computation—

matrix A & divided into 4 chunks as as [25][25], as[2][25], as[2][25]

94[26](25) where as contains 1st 25 element, as next 25 & 50 on:

Similarly for matrix B.




Matery Multiplication on a SPMD example.


or Data flas Model: - The dataflax model of comput is based as graphical repres g prog in which open are represented by nodes and arcsare used to represent data dependancien. - The 1181 activities under dataflar model of computing provides. various property to solve the comprising prob in efficient ways. - Some g properties g dataflar model are \$ 1) Asynchronous Executions: - This means an instrict can execute if all its required operand are available. 2) Nu sequencing+ - Instru? are not necessary to execute in any sequential faction 3) Pataflao Representatia -- In this, no sequencing is regulated and it makes the possibilib. g dataflow repres g a prog. - The dataflow repres of prog provides the use of all forms of. Hel prog. exe. w/o the anistance g any explicit tools g. Hel exe. - Dataflaw Graphi - It is called a nodes of arcs. The dataflaw computation works on datafraw graph. As we know, compute understand only mic level lang. In similar, datafau computer also works but. Mc level long repred g dataflas computers in dataflas graph-- Pataflau graph in directed graph which shows the data dependancies bet nos q function. - A dataflaw graph contains node and edges where each node a dataflaw graph contain ilp & off data ports. Result = (opers) + (opers). - The conne' bet' of \$ 2/P ports are represented using the edges. g data How graph. In this way dataflaw graph are used to represent progfor data flow computation. opers 11

PROF. ANAND GHARU (PVGCOE, NASHIK)

V Result



- * Multi-core Architecture -
- In the modern day g computing procents are constructed with to perform several task simultaneously at procents levelitiself in the form g multiple cores.
 - multi-core processor are typically designed in the formy.
 - to perform specific action in called core.
- 1) Single-Core CPU =
- The old CPU only ultimes one core of the processor is .
 Called as Single core processes.
 - not suitable for modern appl?




Single - Core chip.

2) Multi-core CPU

- The multi-core processor contain more than one distinct
 eare in a chip. In this way, if a chip has 2 wesit is named as dual processor Similar quad core processor
 it contains 4 processors in it (core)
 - for each 3 every earer-
 - This mean each core can myn thread g exe w/orequiring any resources from other cones.
- multi-cure processes are considered as mimb category g.

- It also supports shared memory multiprocenor became.



Multi-core processor.

- Intel xeon in multi-core processor packaged with the logic of circuitary for 2 or more Intel xeon processor.
- In fact, multicove processor is based on packaging of more such processor. In single physical processor.
- the advantage of multi-core processes in the improvement in performance by using multiple cores to run multiple tosts simultaneously.


ox N-Wide Super Scalar Architecture:

- The supericalar archite implemented to support issue gone, two etc instruct and accordingly 4-wide, 6-wide. Supericala architecture are designed by graniam wendon.
 - * Superscalar archi- procenor &
 - The superscalar archi contain multiple exe unit for-
 - In this, stripte contendized reg. file is used to read operands
 from it and write results into it by each exe. unit.

the result written back to the register file. by the exerunit becomes visible to all g the exer unit on the next cycle.

This way it becomes possible to executes on diff- units.


from oper that generates their ips.



Instrut Issue logic & 4 Exe-Unit in 4 superscalor

- * ILP in superscalar processor:
- The superscalar arch uses complex impaning how to reduce delay ber dependent instru
- The delay is reduce bor impaining his forwards result in instruct exe-to all exe-units
- This instruit issue logic provides. Instruit to the unit in 1181.
- + Instru Issue logic in superscalor processor -
- The changes in control flow in progresse due to branches occur simultaneously across all g the units.
 - 14 prog. development under superscalor processor become much easier ber. the occurances g simultaneous activities across all units.

- + HIW used in superscalar processor f
- -> The ILP is extracted from a sequential prog from the how unit used in superscalor processes.
 - The instruction is sue clogic. g superscalar processor examines the instruction the seq. prog. to determine which instructions may be issued on that cycle.
- & ILP strength & weakness:
- The superscalar processor executes instruct in her and in this way it is possible to achieve significant speedup while executing diff. Hypes of proofs.
- the max improvement in the performance depend upon the.
 Ilimitution imposed by Instruct dependanches.
- + pipeline in superscalar -



EX - Execute/addien calculation.

IF - Instruct fetch.

ID - Instruct devode/Register fetch.

Superscapet Pipelines:

- The branch prediction logic used in superscalar pipelines provides combos independencies for instruction the.
- Independencies in the pipeline. This way only true dependency like data dependencies and structural conflict romain in the architecture to be handled.



+ Section of superscalar pipeline it in portationed in distinct section based on the ability to issue & execute instant.

In-order section!

with the Instru' fetch, decode, rename stages—
the issue is also post of the in-order section.

in case of in-order issue.

Dut g order Section -Instrict can the execused in an order different from that specified in the prog.