PAGE DATE

Prof. Ghanu A. N. Assistant Prof. PYGCOE, Nasik Computer Dept 8087777708

2. Parallel Programming

HPC (BE

\* principle of parallel Algorithms design =

An algo provides step by step solving the given problem. An algoa cuepts from the user and based upon i/p. after performing. the defined computations provides the TP. 019.

- The basic steps in the design g 114 algo- are - partationing g overall computation into smaller computation and assignments.

of these smalla. competents computations into diff. processors.

- Decomposition, tasks & Dependancy graphs +

\* Decomposition +

- The overall computation can be partationed into small number g small size computation so that these comput execute in parallel. - The decomposition deals with the approaches g partationing the

· overall comput into sub-parts. when a comput is divided into.

many small tasks, is is referred as fine-grained decomposition

- On other hand, the course-grained decompo consists a small number g large tasks.

\* Tasks =

- In good, the basic unit g comput is referred as a task. and is combolled by os.

- In contact g 119 poop, the task are unit g computation. based upon that the overall comput in decomposed.

· Task - Dependancy graph =

- Is a directed acyclic graph, Typically a graph is a collection g nodes and edges, the task-dependancy graph also contains nodes & edges .

- The node in tack-dependancy graph is a task whereas. edges bet any two nodes represent dependancy be? theme . q .

There is edge exists ber 2 nodes T1 & T2. if To must be executed after T1.

& Consider the task-Dependancy graph and find-out the following i) Maximum degree g concurrency +1) onlical path length. ili) fotal amount of work. iv) Average degree g concurrency. ask Dependency Craph: > D Max degree g Concurrency > The max non g tooks allowed to execute in 1191 is termed as the max degree g concurrency. . In the given graph, max dequee g concurrency is 6. 2) Critical path length: - There are 2 types g node included in the task-dependancy graph namely start node and finish node. - start nodes are nodes with no incoming edges whereas notes with no outgoing edges are called es finish nodes. - The contical path in task-dependancy graph is the largest directed path ber any pair g start and finish node. - The quantity referred as critical path length is the. Sum of weight of nodes on a critical path. - In the given graph, the critical path length is 5. 3) Total amount g work -- Here, the total amount of work in 14 if it is assumed that the each tasks takes one unit gitime.

4) Average degree of Concurrency:

- The average degree of concurrency deals with.

the and not of tooks allowed to execute in 11el.

Avg degree g concurrency - Total amount g Work Critical Path length.

e . 9 .

Avg degree Concurrency = 14/5 = 2.8.


\* procenes and Mapping =

- The environment in which a problem is being solved by means guel computation usually has several running process simultaneously. These processes communical with each other for need g.

Synch and exchanging g infor

- The prog. written for such platform are called 11el progs. Some 11el prog. can have several processes for handling

diff-tasko simultaneously.



parallel Execution of tasks.


\* Mapping &

In 11et prog, design, it is required to specify where each task is its execute of As we know process performs extack. In this approach of context : used for an ignment of tooks to process is couled mapping.

Name of the same	rosinom techn	11900)		
- Data Devon		772		9 9-
		involved in the	problem co	in he
		part and process		
	computer con			
	A La	is common to	ch used for	v ·
Concurre	nt processing	a data.		
- There a	re basically	2 Steps in this	technique	partie.
		erall ill data is		
		d computation is		
multiple p		Silputatori Str	ar place a	11.0
		aned upon the div	ision of one	unti -
		en g tacke handl		
data	all the sa	or of two manar	ed on wa	Town range ) Co
	101 0002 5m	plemented an thes	a dricks on	eindla.
		these oper work		
Towns 1		These oper work		
1		rion E. Lucianomia		
to wield man	this could will	ltiplying two nxn IP matrix C can	he pest to	al lab
Jied Jied				a mo.
4 trot aire	en ladeus Hou	a nach toka cana	sulfa and ala	mant.
		e each tasks com	putes one ele	ment.
q result mo		e each tasks com	putes one ele	ment.
g result ma	atrix.			ment.
	atix.	e each tasks com:	b11 b12	ment.
g result ma	atrix.			ment.
g result mo	atrix.  Qu au  atrix.	Matrix B →	b11 b12	ment.
g result ma	atrix:    Q11   Q12     Q21   Q12     Q1   Q12	Matrix B →		ment.
g result mo	atrix.  Qu au  atrix.	Matrix B →		ment.
g result mo	atrix:    Q11   Q12     Q21   Q12     Q21   Q22	Matrix B →    X   Bii bi2     b21 b22		ment.
g result mo	atix: $\begin{array}{ccc} a_{11} & a_{12} \\ a_{21} & a_{22} \\ a_{21} & a_{22} \\ a_{21} & a_{22} \end{array}$	Matrix B →    X   B <sub>11</sub>   b <sub>12</sub>     b <sub>21</sub>   b <sub>22</sub>     C <sub>12</sub>		ment.
g result mo	atix: $a_{11}$ $a_{12}$ $a_{21}$ $a_{21}$ $a_{22}$ $a_{21}$ $a_{22}$ $a_{21}$ $a_{22}$ $a_{22}$	Matrix B →    X   D11   D12     D21   D22     C12     C22	b11 b12   b21 b22	ment.
g result mo	atix: $\begin{array}{cccc} a_{11} & a_{12} \\ a_{21} & a_{22} \\ a_{21} & a_{22} \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & $	Matrix B →    X   D11   D12     D21   D22     C12     C22	b11 b12   b21 b22	ment
g result mo	atix: $\begin{array}{cccc} a_{11} & a_{12} \\ a_{21} & a_{22} \\ a_{21} & a_{22} \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & $	Matrix B →    X   D11   b12     b21   b22     C22     C12   C22     C12   C12   C12   C12     C12   C	b11 b12   b21 b22	

\* Recursive Decomposition? - As we know, divide of Conquer to are of the strategy. g solving the Computational problem. It is based on 2 ideas: 1st approach says to some prob directly if it is minial and in and approach decompose the proble into smaller posts. if it cannot be solved as it is and solve the smaller posts. - The recursive decomposition is based as providing. Concurrency in problems that can be handled in divide and conquer strategy. - The proble to be solved using recursion to divided into multiple Sub proble provided that each g these sub problems in independent each sub proble can be solved individually by dividing further Into other sub problem. & solved using recursion. In programming a function or procedure calls it -self is called as necursion. e . 9 . main () demo (int count) Count --; printf ("The value of the count is 20d / of i (bunt); if · (count >0) demo (count); printf ( " The count is #d In"; count);

& Exploratory Decomposition: There are situation where the probl. decompos goes have In hand with it's exe ouch problem typically involve the exploration or search g state space g so!? The search space proble is divided into smaller posts seach smaller post is searched concurrently till the point at which the expected soil is found. Example -- consider a state space searching problem, such an finding a solution to purzze problem. - The steps are -1) The comput required for the decomp can be divided into. multiple tanks, where each task is searching for a different portion of the search space. 2) The tank of finding the Shortest path from Initial to find config now translates to finding a path from one of thex. newly generated nodes to final config. 3) The 15 Buzzl proble is typically solved using tree season tech storning from initial config , all possible successors are generated. 4) In the 15 puzzle problem, there are 15 tiles numbered I through 15 are arranged in 4x4 and shown in fig. - one file is left bank, so that mares can be made. The 4 possibles moves here are represented as moves updown, lett & night. The start & final config one specified 5) This problem is characterized by objective determining any seg g moves for a shortest sequences g moves. The sold of the proble must be sequeted from an arbitrary



\* Speculative Decomposition & It is used in sityahan when prog has many ophan to in terms g branches based upon the output g the other part that preceds it. The situation can the described in ferm. g specific task. Consider a task T1. involves in doing the computation. Cleand going to produce output 01. the a next computation to be performed may be devided by haved upon off task TI. In similar fushion, other tasks to stort exe. concurrently in the next stage. The situation co better compared with the switch statement in C proming. - The switch statement works whosed expan, the value of expre. on which it is based and only the corresponding case statement executes. some or all of the cases executes in advance in speculative decomposition. The situation in which values of the expres is known there the result from the comput to be executed in that case. will be kept. The annapaha about the possible computation causes the performance gain in the statement execution. e-g. consider foll. Switch statement in seg & 1181 versions


	Bequential	porallel.	
	Compute expr;	slave (1)	
		{	
	- Switch (expr)	Compute ei;	
	1	wait (request);	
*	case 1 : Compute-e1;	if (request)	
	break;	send (ei, o);	
_	Case 2: Compute - e2;	3	
	break;	Master ()	
	case 3: compute - e3;	{	
	break;	(ompute expr)	
	سكان جا ا	Switch (expr)	
_	3.		
		Cope 1):	
	The state of the s	send (request, 1);	
	contain to	Receive (as i).	
		2	


Example - Topological Sorting = In directed cyclic graph, topological sorting is used to. provide an ordering g the vertices. e.g. two vortices Ug V g a graph G. In this graph. when path exists being usv, then vappears after u in the ordering. - the graph should acyclic property, otherwise for an edge. represented as (u,v) there would be a path from 4 to v. and from v to u, & therefore the ordering cannt be. obtained. - Now, consider there are mos of tooks we need to be performed in which some took depend on the others and it is possible to do only one. The task can be organized in the dependancy graph. VI) (V3) The legal ordering are: V1/V2/V3/V4 and . VI/V3,VE,VA a The steps of the logical Sorting algo are: 1) Initially compute. the in-degrees g all the vertices in the graph. 2) find U as a vertex with degree 0 and store it in the 1881 for ordering. 3) At this stage if no such vertex is detected then there is a cycle found and the augorithms stops. 4) Remove the vertex U and all edges (U, V) it belongs

5) At this step, need to update in-degree g the vertices remain

1) Repeat step-2 thro. 4 till the vertices present for processing.

from the graph.





at Charactristics g tasks and Interaction -1) Task charactristion ? · Generation g Task: The task included in 114 algo- are possible to generale. either on mor bonis termed as state / dynamic. \* Static task generation? The tank are defined before starting the exe. g the algo. and specified order to be followed by the algo in exe. e.g. matrix multiplication & Dynamic took generation -- The tank to be performed are created dynamically based upon the decomposition of the data in certain situation. In these case, the tank to be performed use not available before algo. execution. e.g. recursive & Exploratory algo. & Size of task -- Each tasks takes some amount g time for its completia. The size of took is represented by the time required for it's completion. \* Knowledge g task sizes? - The task size knowledge in used for the choice g mapping. The tank are mapped into processes and the prior knapledge g the tank used in mapping. 0.9. when dynamic decision one sequired during procening. · Data sizes + - The required data for performing a task should be made available. When mapping it into processes. - the overhead amoriand with the data movement can be reduced when the size of data as well as it's memory location, are available.

& Mapping Fechniques+ - The mapping sech is used to map tasks into processes so that 11et exe. can be performed. - The overall computation associated in publish to be solved. divided into nos g task. - These task are mapped outo processes with the goal q. Completing exe in the minimum amount g time. There are 2 techniques = 1) Static mapping 2) Dynamic mapping. 1) Static Mapping -In this tech, the mapping g tast onto proces is performed before exe. g algo. This indicates that tasks are distributed among available processes prior to exe. g algo. - scheme for static mapping + There are 3 diff scheme ) mapping Based on Data portitioning, y Taok graph postitioning. 3) Hybrid strategies. 2) Dynamic mapping + - In this tech, the mapping g task onto the processes. is performed during the exe. of the algorithm. This indicate, the tenics are distributed among available. processes when algo actually executes. - There are basic situation where dynamic mapping is applied, The 1st case is if tasks are generated dynamically then this mapping techniques is used. - Dynamic tech in applied in situation where large amout g data in anociated with tasks. In this situation, dynamic mapping moves data among available. processes. There are 2 diff. clanes g dynamic mapping. - 1) centralized dynamic mapping 2) Distributed dynamic mapping.

ox parallel Algorithm model: used to describe the strategy for partaboning data and. how these data are processes -A model is used to praide appropriate shucturing g 11el algo on the basis g 2 tech 1) sele g parationing & mapping tech 2) proper use g strategy for interaction minimization. - There are basically six diff. Hopes g model. 1) Data 11el model 4) Masley/slave model. 4) The took graph model 5) pipeline producer-consumer problem 3) The task pool mudel 6) Hylorid model. 1) Pata 11e1 model -- In this, once the data have been distributed 191 operations can be performed. In this way, the open performed in each task. are similar but the data on which there oper works are different. - The overall tank to be performed may be divided into diff phases. The date upon which the tasks work in diff phones may be diff. - The 2 popular paradigm share-address space and msq-passing. can be used for impleme g data- 1181 algo - The 11el matrix multiplication is example g data-11el computation 2) The task graph model? - As we have already studied task dependany graph is and to describe computation in any 11et algo - The task-dependency graph explicitly used in mapping g Some algo. - The data interaction cost among the task can be reduced by the use g interrelationship among the task in task dependancy graph - The data movement cust us optimized by the use g mapping. g task to process statically. - The 11ºlism described with task dependancy graph whose each tank is an independent task is called as task IPlism. - e.g. parallel quick-sort algo.

3) task pool model: -> The task pool model is also called as work pool model. it uses dynamic mapping approach for tuste assignments. - In this, centralized or decentralized mapping can be. adupted. - fle task-pool model can be used in misq-paning paradigm. when data amociated withe the finity is smaller than computations amociated with the tasks. - e.g. loop lielization using chunk escheduling, liel there search etc 4) Master-slave model + - In this, one processor is designated as master. I other as slave and marker is responsible to coordinate the activities umangau slave procenes. - In master, it generates work to be performed & anign it to the no g workers/ slaves - procenes. The allow of task is depend upon size of task. - In this, if work allocated to slave, the it complet by slave I gigue in allocated to other jobs. it performs diff-tank - marker is responsible to synchronize the activities of the slaves after each phase. - The monter-slave model is geneally suitable for shared addren space & msq paning papadigm. 5) The pipeline or produces - consumer model + - This model is based on the paning on stream g data thro. processes arranged in a succession. The data from thro-successione processes & at that each process does some oper on it. This is called sheam Helism. - Whenever, a new data arrives a new task execution mitiales by the process in the pipelite. This model is called as produced - consumer model. - boz pipeline ach as chain g producer g consumers.

of parallel programming with CODA. - It is based on the coverage g at diff activities required to perform while handling 11el computing using CUDA-Processor Architecture: The tools architecture is used for construct of the CUDA capable GPUs. The appli written can be executed on any card. which support this architecture. Each GPU has slightly diff features has a diff specificate. - When remy is invoked , each thread blocks executes on a · multi-processor this multiprocessor contains the resources to support certain non g threads. - Each multiprocessor consist g. 1) scalar processes coses 2) 2 special for transcendental 3) 1 multithreaded inchar ser 4) On chip shared memory. - one more thread blocks are anighed to multiprocenor during exe- g a kernel. The CUDB runhome handles the dynamic schedulling g thread block on a group g multiprocura. - The scholder will only assign timead block to multiprocena when enough resources are available to support the thread block. - Sach block is split into SIMD (single instruct multiple data). group g threads called "Warps" - The SIMD unit creates, manages, schedules and executes 32 threads simultaneously to create a worp. - shery wares in synchronous, and therefore care must be baken to ensure that certain threads within want do not take abnormally longer wrupared to other throads in that. same warp, , bur warp will only execute as fast as the Planest thread.



GPUI and GPUZ are connected ma PCIC Bus on nodel

GBU3 and GPU4 are connected mia pale Bus on nodes

- These too nodes (nod 1 & node 2) are connected to each


other through InfiniBand Switch.

ex Interconnect =

1) problem Domain size =

2) Throughput and efficiency?

& Communication + The comm in platform is in term g peer to peer comm The CUDA peer-to-peer API is used to enable direct. inter-device comm - The CUDA 400 or higher version is required for peer to peer Comm. The CUDA P2P API Supports two modes that allows. direct comm bet CPUS. \* peer to peer access-Directly load & store addresses within a CODA berne and across orpos. \* peer to peer transfer -Directly copy data bet apus. - The direct peer to peer accen is not supported when two GPUS gre connected to diff root nodes within a system. Memory Organizations -- CODA uses segmented memory architecture that allow appli to access data in global, local, shared, constant and texture memory. - There are several level g memory I memory org one arranged is the hierarchical fastion and each tere has distinct Read and write charactristico. - Every primitive thread has access to private. "local" memory as well as registers. Every thread in thread black has accen - to unified shored memory, shared among all threads for the life g that thread block. Finally all thread have read/while accen to global memory. - There also exist a read-only constant & texture memay in the same loc at global memay. - Global memay is not cached, thro mem transacham may be coalesced to hide the high memay acress latercy. - The read only constant memory resides in the same location as global memory. this mem may be cached. - The read only texture men, resides in same tood g global mem and is also eached.



- The boundary her prog & prog model imple is comm abstraction.

A compiler / libraries using sys. calls to access the services.

are used to provide such a comm abstraction.

- The components of the proof share infor and Coordinates their activities by the instruct provided thro proof.


- The CUDA prof model share many abstraction with uther.

11el prof models. it has some features of fully utilization of apu.

· Anatomy g CUDA CICHT Application:

- The appli for the archite contains serval and 1181 code.
Shown in Ag.

The serial code executes in a host (CPU) threads whereas the IIRI code executes in many devices (GPU) threads acron multiple processing elements.



\* IBM Cell Broadband Engine (CBE) = -- The new processor evented in DBM with the collaboration of sony & Tashiba in called as cell. It is combination of 64-bit dual threaded IBM Power PC. procens and eight non g " Synergistic Procening Element (SPES) The IBM cell broadband Engine (CBE) is basically hekengeneous multicore chip. It is comb g 2 ypes g processors. - The process PPE (parcell Processing Stement) and SPE are. two diff processor combined in CBE-- there are 8 nos g SPEs and one PPE included in CBE system. - The other component of CBF are ? one high speed memory controller, one high-bandwidth. element interconnect bus high speed memory & 110 interfaces. All componers analong with 2 processor are integrated on a chip. In this way, is is comidered as hybrid nine-we processe. - The processor included in CME have 2 diff install sets on compare to same instact - set supported by most of the comps. - The processor element in the CBE are optimized for certain types g open but these element can be used for general purpon. Computing also-

processo PPE memory DIKMUDT [ Local stor ]; Total Stone Conmole) comboller. - Horas (251 60) SMI Ethernet Interconnect Bus (FIB) IIO. SPE 5 SPE 6 12 Cache Bus (512 KM) Local Stores interface comprolle (256 KB) 1 (256 (cn) (258 (03) (256 KB)

- The IBM CBE is commonly used as a processor for sony).

play station 3 system.

\* Intel Nehalem Micro-architecture =

Intel core architecture uses multiple cores in single die for improvement g performance over single core architecture.

- The intels Nehalem architec provides improvement in core-to-core comm? In the use g point to point topulogy.

The use g point to point topology provides direct committees.

among the microprocenor cores and the sys mem can be accepted in more diff ways.

1) Architecture Approach in Nehalem-


- The nehalem archi- approach is much more modular as compare to the core archit. The modular archit in nehalem makes. It much more flexible. I customizable to the appli?

- The main blocks in Nehalem includes missoprocence core.

(contain own L2 (ache), a shared L3 cache, a bus controller.

a graphics core and IMC (integrated mem. controller)

QPI quick path interponnent



two ap1 hus comboller included.

This config is used in the processor attached with intell Nehalem multiprocessor system.

DATE / /

2) Branch prediction:

- The loop in code exe are detected by loop stream detector designed specifically for the love anchilecture

The loop encluded in each is detected during its exe of instru on stored in the special buffer so that it is not required to fotch it continuously from the cache.

In this way the brand prediction success sale is

increased for loops and areall performance improvement

3) but g order exe =

- The purpose of cut of order exe is to minimize pipeline efficiency by filling up the pipeline stalls with the useful instruit

- It was supported by core archite. also but in the Nehalem imple approach used to allow more instructions to the work instructions and the second instructions are instructions.

To be ready for immediate exe.

4) Instruct set -

advantages g data level 1191sm. It support SIMD. facilib.

- Due to SIMD , intensive applicie. Multimedia) can be performed

- Newly added enstry is called as ATA (Appli) targeted Acceleration

by intel box enhanced facility.

5) Transacha Lootaside buffer (TLB):

to map viztual addresses into physical addresses in the memory or cache.

- The use of TLB improves the performance. In the sense that - a page is accessed quickly in the cache when it is mapped in the TLB.

6) cache & coherency - (Nok: you can write theory about it)

7) Memory comboller:

- It is located at diff loc as compare to the core processor.

Nehalam archi integrates mem combother to the processor or in

the die instead of the oft-chip on motherboard:

- due du ord-drip mem comballer, it becomes totally free & independent g h/w.

- It provides improvement by nunning as fast on h/w platform.


\* Thread Organization:


- The copy processing paradigm uses an approach is called teered.

A kernel is actually a sub-soutine or mini-prog.

- The device like NVIDIA graphies could used inside the

The keinel prog. is executed Simultaneously by nor g primitives thread.





There are no g batches g principles threads organized into thread blocks. A thread block contains a specific no g primitives threads, chosen based on the amount g available should memory as new as mem. laterry hiding tech charactristics destred.

- The mon of thread in thread block to also limited by archi to total g 512 thread per block. such thread within. thread block can Communicale efficiently using shared memory Scoped to each thread block. Osing this shared man, all thread can also synd. within thread block. - Every thread within thread block has it's own thread to. Thread blocks are organized into ID, 2D or 3D growy. - As shaon in Fig. a good which is collection of thread. block of the same thread which all executes the same berrer. The thread block are physically limited to 512 threads per block. & bez g that grids are used for computing a large nos-g thread block in 11el. - Thread block in grid may not synchronize with one another bez they may not communicale via should memory. - The diag- shows the thread werardy. In this represe. a given beenel contain 3x2 good g thread block. - There are total 72 threads executing in the said bend where each thread block is a 4x3.

DATE