# BİL 265 Project Report

# Method 1 (Ripple Carry Adder)


A 64-bit Ripple Carry Adder is built by connecting 64 full-adders so that the carry-out from each full-adder is the carry-in to the next stage. The sum and carry bits are generated sequentially, starting from the least significant bit.

Elaborated Design:


Ü, 0 0 


Ū 0 0 O 

Schematic:



### Resource Usage:







# Method 2 (Carry Lookahead Adder)

For each bit in a binary sequence to be added, the carry-lookahead logic will determine whether that bit pair will generate a carry or propagate a carry. This allows the circuit to "pre-process" the two numbers being added to determine the carry ahead of time. Then, when the actual addition is performed, there is no delay from waiting for the ripple-carry effect (or time it takes for the carry from the first full adder to be passed down to the last full adder).

# Elaborated Design:





## Schematic:





### Resource Usage:







# Method 3 (Carry Save Adder)

A Carry Save Adder does not transfer the intermediate carries to the next stages, but instead saves the carry and addends to the sum of next stage using another full adder. This method of adding bits is generally for 3 binary numbers, so we used 64'b0 as our third number. As a result of that our delay is a bit high for this method.

-:- 0 -0 Elaborated Design: - 0 - 0 - 0 Ð Ū -0 -0 -0 O -O



# Schematic:






### Resource Usage:

#### **Primitive Statistics**

Primiti	Count
LUT	158
IO	192

#### **Net Boundary Statistics**


Boundary-crossing Nets 192




# Method 4 (Carry Select Adder)

CSLA use multiple narrow adders to create fast wide adders. A CSLA breaks the addition problem into smaller groups. It is one of the fast types of adders. The adder consists of two independent units. Each unit implements the addition operation in parallel. One way to speed up the addition into several smaller groups, with each having N-bit, say 8-bit groups and then for each group four additions are performed in parallel; one assumes carry in is "0"(CIN=0) and the other assuming the carry in is "1" (CIN=1). When the carry in is eventually known the correct sum is simply selected through an N-bit using 2-to-1 mux. The adder based on this approach is known as carry select adder (CSLA).

# Elaborated Design:







### Resource Usage:

#### **Primitive Statistics**

Primiti	Count
LUT	95
Ю	192

#### **Net Boundary Statistics**

Boundary-crossing Nets 192

