





Title		
Size A4	Number	Revision
Date: 9.03.2026		Sheet of
File: C:\Users\..\Sheet1.SchDoc		Drawn By:




Title		
Size A3	Number	Revision
Date: 9.03.2026		Sheet of
File: C:\Users\..\Sheet2.SchDoc		Drawn By:







ALTIUM BU PINI BOZMUŞ DÜZ MANTIK FLASH CLK OLARAK DÜŞÜNDM KONTROL EDİLECEK !!!!

Title		
Size: A4	Number	Revision
Date: 9.03.2026		Sheet of
File: C:\Users\..\Sheet3.SchDoc		Drawn By:



Title		
Size A3	Number	Revision
Date: 9.03.2026		Sheet of
File: C:\Users\..\Sheet4.SchDoc		Drawn By:


U8C
STM32F407VGT6-2
VDDA
VDD
VSSA
VSS
PE0
PE1
PE2
PE3
PE4
PE5
PE6
PE7
PE8
PE9
PE10
PE11
PE12
PE13
PE14
PE15
PH0
PH1
VBAT
BOOT0
NRST
VCAP_1
VCAP_2
VREF+
ADC_DRVDD
boot
reset
C62
26uF
C63
26uF
Y3
ABLS-8.000MHZ-B2-T
C61
100nF
C60
100nF
GND
26uF değeri kontol edilecek
U8A
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PA8
PA9
PA10
PA11
PA12
PA13
PA14
PA15
PB15
PB14
PB13
PB12
PB11
PB10
PB9
PB8
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
USART_LOG_TX
USART_LOG_RX
FPGA_STM_SCK
FPGA_STM_MISO
FPGA_STM_MOSI
MCU_DN
MCU_DP
SWDIO
SWCLK
led_red
led_green
led_blue
U8B
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PC8
PC9
PC10
PC11
PC12
PC13
PC14
PC15
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PD8
PD9
PD10
PD11
PD12
PD13
PD14
PD15
FPGA_STM_CS
FPGA_STM_IRQ
OSC CAP KONTROL ET
R27
10k
reset
C64
0.1uF
sw1
Tac switch
R28
10k
boot
P2
P3
SWDIO
SWCLK
reset
61300511121
D1
D2
D3
LED
R24
R25
R26
330
P4
USART_LOG_TX
USART_LOG_RX
61300411121
FB2
BLM18PG600SN1D
C49
100nF
C50
100nF
C51
100nF
C52
100nF
C53
100nF
C54
100nF
C55
100nF
C56
100nF
C57
100nF
C58
100nF
C59
4.7uF
Title
Size
A3
Number
Revision
Date:
9.03.2026
File:
C:\Users\..\Sheet5.SchDoc
Sheet of
Drawn By:



Title		
Size: A3	Number	Revision
Date: 9.03.2026		Sheet of
File: C:\Users\..\Sheet6.SchDoc		Drawn By:

sheet3 Y1 YOK

sheet2 complate

sheet1 complate

sheet6 COMPLATE

sheet4 complate

sheet5 complate

