


## Schematic: Arch Mix










SHEET	SHEET NAME
01	Title / Revision History
02	Block Diagram
03	Main Power
04	MCU Power
05	MCU PinOut
06	SDRAM / Flash / SD Card
07	Boot CFG / LCD / LED / BUT
08	USB / EXP Headers

## Revision History




DATE	REVISION	DESCRIPTION
2018/11/20	Arch Mix_v1.0_SCH_181120	Initial Release

# Arch Mix Blcok Diagram











## MCU PINOUT





## SDRAM 32MB



Layout Note:

The SDRAM interface (running at up to 166 MHz):

1. The SDRAM routing must be separated into three groups: data, address, and control.
2. Route all signals at the same length within 100 Mils.
3. The controlled impedance for the single-ended traces must be 50 Ω.

The SD module interfaces (running at up to 50 MHz):


1. Follow similar SDRAM rules for data, address, and control as for the SD interfaces.



Option 1: USE HyperFlash (DNP U11 and series R)

Option 2: USE QSPI FLASH (DNP U7 and series R)

## 1V8 HyperFlash 64MB




Layout Note:

The FlexSPI interface (HyperFlash, QSPI Flash, running at up to 166 MHz):


1. Follow similar SDRAM rules for data, address, and control as for the FlexSPI interfaces.
2. 有分叉的信号，走“T”型接补结构，即分叉电阻按“T”型放置，且两个电阻放到一起，确保尾巴尽量短。
3. 需放到一起的电阻包括：R105和R104，R98和R96，R113和R114，R112和R116，R108和R106，R111和R115。
4. 以下信号组，需要控制等长：  
FlexSPI\_SS0 + HF\_SS0  
FlexSPI\_CLK + HF\_CLK  
FlexSPI\_D0\_A + HF\_D0\_A  
FlexSPI\_D1\_A + HF\_D1\_A  
FlexSPI\_D2\_A + HF\_D2\_A  
FlexSPI\_D3\_A + HF\_D3\_A  
FlexSPI\_DQS + HF\_DQS  
FlexSPI\_CLK\_B  
FlexSPI\_D0\_B  
FlexSPI\_D1\_B  
FlexSPI\_D2\_B  
FlexSPI\_D3\_B  
FlexSPI\_SS0 + QF\_SS0  
FlexSPI\_CLK + QF\_CLK  
FlexSPI\_D0\_A + QF\_D0\_A  
FlexSPI\_D1\_A + QF\_D1\_A  
FlexSPI\_D2\_A + QF\_D2\_A  
FlexSPI\_D3\_A + QF\_D3\_A



## 1V8 QSPI Flash 8MB



## FUSE MAP

	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
TYPE	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
<b>FlexSPI1 (Serial NOR)</b>	<i>Infini-Loop: (Debug USE only) 0 - Disable 1 - Enable</i>	<i>FLASH_TYPE 000-Device supports 3B read by default 001-Device supports 4B read by default 010-HyperFlash 1V8 011-HyperFlash 3V3 100-MXIC Octal DDR</i>			0	0	0	0	<i>HOLD TIME: 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms</i>		<i>EncryptedXIP 0 - Disabled 1 - Enabled</i>	<i>Reserved</i>
<b>SD</b>	<i>Infini-Loop: (Debug USE only) 0 - Disable 1 - Enable</i>	<i>Reserved</i>	<i>Bus Width: 0 - 1-bit 1 - 4-bit</i>	<i>SD1 VOLTAGE SELECTION: 0 - 3.3V 1 - 1.8V</i>	0	1	<i>SD/SDXC Speed: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104</i>		<i>SD Power Cycle Enable: '0' - No power cycle '1' - Enabled via USDHC_RST pad</i>	<i>SD Loopback Clock Source Sel: (for SDR50 and SDR104 only) '0' - through SD '1' - direct</i>	<i>Port Select: 0 - eSDHC1 1 - eSDHC2</i>	<i>Fast Boot: 0 - Regular 1 - Fast Boot</i>






## Debug Interface UART SWD

Layout Note:

Add Silkscreen:  
J3: UART  
Pin22: 3V3  
Pin21: GND  
Pin20: TXD  
Pin19: RXD

Layout Note:


Add Silkscreen:  
J4: SWD  
Pin22: 3V3  
Pin21: GND  
Pin20: SWDIO  
Pin19: SWDCLK  
Pin18: RESET




Layout Note:

The USB interface (USB 2.0):

1. Route the high-speed clocks and the DP and DM differential pair firstly.
2. Route the DP and DM signals on the top (or bottom) layer of the board.
3. The trace width and spacing of the DP and DM signals must meet the differential impedance requirement of 90  $\Omega$ .
4. Match the overall differential length difference to less than 5 mils.
5. Keep the DP and DM traces as short as possible.



## Expansion Headers



Layout Note:

The ENET(RMII) signals must be length-matched by TX and RX groups:


That is, the TX group should be matched within 300 Mil (7.62 mm), and the RX group should be matched within 300 Mil (7.62 mm). Total length should not exceed 1750 Mil (44.5 mm).

There is no requirement to match the TX and RX groups because their clocks are not related.

Layout Note:

The CSI interface (running at up to 80 MHz):

1. Route all signals at the same length within 100 Mils.
2. The controlled impedance for the single-ended traces must be 50  $\Omega$ .



<https://www.seeedstudio.com>

Title: Arch Mix

Size: A3	Document Number: 08 USB / EXP Headers	Rev: v1.0
Draw By: XlnJQ	Date: Monday, November 19, 2018	Sheet: 8 of 8