ECSE 325

Lab 2 Report

Lucas Bluethner, 260664905

Yutian Jing, 260680087

March 23, 2018

Introduction

The purpose of this lab was to learn how to implement digital filters using VHDL, and to verify the design by performing testbench simulations using ModelSim. In specific, a 25-tap Finite Impulse Response (FIR) filter was required to be implemented in this lab. An FIR filter is a filter whose response to any finite length input is of finite period. This filter is implemented by convolving the input signal with the digital filter's impulse response. For a causal filter of order N, each value of the output sequence is a weighted sum of the most recent input values:

$$y(n) = \sum_{i=0}^N b_i imes x(n-i),$$

where x(n), y(n) and b_i are the input signal, output signal, and weights, respectively. Fig. 1 shows the direct form of an N-tap FIR filter.




Fig. 1 Direct form of an N-tap FIR filter

Code Implementation

We were given two files, *lab3-In.txt* and *lab3-coef.txt*. *lab3-In.txt* contains 1000 floating-point numbers, which will be the inputs to the filter implemented in VHDL, and *lab3-coef.txt* contains the weights (or coefficients) in floating point representation. The first task was to write a program to convert these floating-point numbers to fixed-point and write them to two new files. Below is the the 'C' code we modified from lab 2 to implement this conversion.

```
#include <stdio.h>
    #include <stdlib.h>
 2
    #include <math.h>
 3
 4
 5
    char *decimal to binary(int);
 6
 7
     * This method reads the floating point values from to separate files,
 8
9
     * convert them to fixed point, and stores them in two new files
     */
10
11
    void main()
12
13
        // Open the files
14
        FILE *lab3 in = fopen("lab3-In.txt", "r");
        FILE *lab3_coef= fopen("lab3-coef.txt", "r");
15
16
        // Create arrarys to hold the x values and y values
17
18
        float inputs[1000];
19
        float coef[25];
        int i;
20
21
        // Read each floating point number from the files and store them in their corresponding
22
     array
        for (i = 0; i < 1000; i++)
23
24
25
             fscanf(lab3_in, "%f", &inputs[i]);
26
        }
        for (i = 0; i < 25; i++)
27
28
             fscanf(lab3_coef, "%f", &coef[i]);
29
30
        }
31
        // Done with these files, close them
32
33
        fclose(lab3 in);
34
        fclose(lab3_coef);
35
        // Go through th arrary multiplying each number by 2^15 because
36
        // b = a x 2^F where a = floating point number, F = fractional length
37
38
        for (i = 0; i < 1000; i++)
39
             inputs[i] = inputs[i] * 32768;
40
41
42
        for (i = 0; i < 25; i++)
```

```
43
44
             coef[i] = coef[i] * 32768;
45
46
47
        // Open the files where the fixed point values will be written to
48
        FILE *lab3_in_fixed_point = fopen("lab3-in-fixed-point.txt", "w");
49
        FILE *lab3_coef_fixed_point = fopen("lab3-coef-fixed-point.txt", "w");
50
51
        int n;
52
        char *pointer;
53
54
        // iterate through each number, convert it to binary (2's complement) then print it to
     it's corresponding file
55
        for (i = 0; i < 1000; i++)
56
             n = (int)inputs[i];
57
58
             pointer = decimal to binary(n);
             fprintf(lab3_in_fixed_point, "%s\n", pointer);
59
60
        for (i = 0; i < 25; i++)
61
62
63
             n = (int)coef[i];
64
             pointer = decimal_to_binary(n);
             fprintf(lab3 coef fixed point, "%s\n", pointer);
65
66
67
68
        // Free the pointer from memory and close the files because we are done with them
69
        free(pointer);
70
        fclose(lab3 in fixed point);
71
        fclose(lab3 coef fixed point);
72
    }
73
74
75
     * This method take an integer as an argument an converts it to a 16-bit binary number
76
      * If the integer is negative, the number gets convert to its positive binary value,
77
     * then gets converted again to 2's complement
78
      * returns a pointer to the MSB of the binary number in memory
79
     */
80
    char *decimal_to_binary(int n)
81
    {
82
        int c, d, count, i, invert spot;
83
        char *pointer;
        int neg_number = 0;
84
85
86
        // intialize the counter
87
        count = 0;
88
        // will point to the MSB (sign bit) of the binary number in memory
89
90
        pointer = (char *)malloc(16 + 1);
91
92
        // Array to hold the binary digits
93
         int binary digits[16];
94
```

```
95
         if (pointer == NULL)
96
              exit(EXIT_FAILURE);
97
         // If the number is negative, make it positive and set the neg_number flag high
98
99
         if (n < 0)
100
         {
101
              n = n * (-1);
102
              neg number = 1;
103
104
105
         // Converts the decimal number to its unsigned binary value storing it bit by bit in
     the array
106
         for (c = 15; c >= 0; c--)
107
108
              d = n \gg c;
109
110
              if (d & 1)
111
                  binary_digits[count] = 1;
112
                  binary digits[count] = 0;
113
114
              count++;
115
         }
116
117
         // if the argument n was postive, simply copy the values from the array to memory
      starting at the pointer
         if(!neg_number)
118
119
         {
              for(i = 0; i < 16; i++)
120
121
122
                  if(binary_digits[i] == 0)
123
                  {
                      *(pointer + i) = 0 + '0';
124
125
                  }
126
                  else
127
                  {
                      *(pointer + i) = 1 + '0';
128
                  }
129
130
              }
131
         }
132
         else
133
         // the argument n was positive, convert to 2's complement
134
135
              // Starting from the LSB, iterate through the array backwards until the first '1'
      bit is reached
              // All the numbers before (and not including) this 1 value need to be inverted
136
137
              for (i = 15; i >= 0; i--)
138
139
                  if (binary_digits[i] == 1)
140
141
                      invert_spot = i;
142
                      break;
143
                  }
144
```

```
145
               // Starting at the MSB, iterate throught the arrary storing the inverted value in
      memory starting at the pointer
146
              for (i = 0; i < 16; i++)
147
                  if (i < invert_spot)</pre>
148
149
                  {
                       if (binary_digits[i] == 0)
150
151
                       {
152
                           *(pointer + i) = 1 + '0';
153
                       }
154
                       else
155
                       {
156
                           *(pointer + i) = 0 + '0';
157
                       }
158
                  }
159
                   else
                  // Once the '1' found above is reached, simply copy the values over from the
160
      array to the next spot in memory
161
                  {
162
                       if (binary digits[i] == 0)
163
                       {
                           *(pointer + i) = 0 + '0';
164
165
                       }
166
                       else
167
                       {
168
                           *(pointer + i) = 1 + '0';
169
                       }
170
                  }
171
              }
          }
172
173
174
          // Add the null terminator to the end of the string
175
          *(pointer + count) = '\0';
176
177
          // return a pointer the the MSB in memory
178
          return pointer;
      }
179
```

After converting the files to fixed point representation, the next task was implement the 25-tap FIR filter in VDHL, using the values in *lab3-in-fixed-point.txt* as the inputs to the filter. The values from *lab3-coef-fixed-point.txt* were not read from the file like the input value, but instead kept in array. We also used an array to store the 25 most recent input values. Next, all we had to do was implement the formula from earlier. Given an new input x, the entire input array gets shifted by one index and the new input gets inserted at the zero index. Each of the 25 most recent input values is then multiplied by the corresponding weight and the product is accumulated to the total output, y. Upon iterating through the entire array, y is the filtered value of x. An important step is to reset y back to zero (line 59) after an input gets filtered (once per clock cycle), otherwise the output will get accumulated with the previous filtered values as well.

Below is the VHDL code that implements the 25-tap FIR filter.

```
1
    library ieee;
 2
    use ieee.std_logic_1164.all;
 3
    use ieee.numeric std.all;
 4
 5
    entity g64_lab3 is
 6
        port ( x
                       : in std_logic_vector (15 downto 0); -- input signal
                 clk : in std_logic;
 7
                                                              -- clock
 8
                 rst
                       : in std logic;
                                                     -- asynchronous active-high reset
                         : out std_logic_vector (16 downto 0)); -- output signal
 9
                 У
10
    end g64_lab3;
11
12
    architecture filter of g64 lab3 is
13
    type COEFS is array(0 to 24) of signed(15 downto 0); -- arrary for coefficients
14
    signal coef : COEFS;
15
    type INPUTS is array(0 to 24) of signed(15 downto 0); -- array to store 25 most recent
16
     inputs
17
    signal input : INPUTS := (others => "00000000000000000");
18
19
    begin
20
21
     -- coefficient initializations
    coef <= ("0000001001110010",
22
23
                 "0000000000010001",
24
                "11111111111010011",
                 "11111110110111110",
25
26
                 "0000001100011001",
27
                "1111110110100111",
28
                 "1111110000001110",
29
                "0000110110111100",
                 "1110110001110011",
30
                 "0000110111110111",
31
32
                 "0000001100000111",
                 "1110101000001010",
33
34
                "0001111000110011",
                 "1110101000001010",
35
                 "0000001100000111",
36
37
                 "0000110111110111",
38
                 "1110110001110011",
39
                "0000110110111100",
                 "1111110000001110",
40
                "1111110110100111",
41
                 "0000001100011001",
42
43
                 "1111111011011110",
44
                 "11111111111010011",
                 "0000000000010001",
45
                 "0000001001110010");
46
47
48
        process(clk, rst)
             variable mult : signed(31 downto 0) := (others => '0');
49
50
             variable y_out : signed(16 downto 0) := (others => '0');
```

```
51
             begin
                 if (rst = '1') then
52
53
                     -- asynchronous active-high reset: set everything back to zero
                     mult := (others => '0');
54
55
                     y_out := (others => '0');
                     y <= (others => '0');
56
57
                 elsif (rising_edge(clk)) then
58
                     -- reset output zero so previous output value isn't accumulated
                     y out := (others => '0');
59
                     for i in 0 to 23 loop
60
                         input(i+1) <= input(i); -- shift each input by one in the array</pre>
61
                     end loop;
                                                -- (overwriting the oldest value)
62
63
                     -- newest value is put into the input array at index 0
                     input(0) <= signed(x);</pre>
64
                     for n in 0 to 24 loop(
65
                          -- multiply each input by corresponding coefficient
66
67
                         mult := (input(n)*coef(24-n));
68
                         -- and accumulate to output
69
                         y_out := y_out + mult(31 downto 15);
                     end loop;
70
                     y <= std_logic_vector(y_out);</pre>
71
72
                 end if;
         end process;
73
74
    end filter;
```

Results

Testbench Code & Simulation

Below is the testbench code we wrote to verify the functionality of the 25-tap FIR filter.

```
1
   library ieee;
    use ieee.std logic 1164.all;
   use ieee.numeric std.all;
    use STD.textio.all;
5
    use ieee.std_logic_textio.all;
 6
7
    entity g64_lab3_tb is
    end g64 lab3 tb;
8
9
10
    architecture test of g64 lab3 tb is
11
    -- Declare the Component Under Test
12
13
    component g64_lab3 is
        port(x : in std logic vector(15 downto 0);
14
15
            clk : in std logic;
            rst : in std_logic;
16
17
            y : out std_logic_vector(16 downto 0));
18
    end component g64_lab3;
19
20
   -- Testbench Internal Signals
    file file_VECTORS_in : text;
21
22
    file file RESULTS
                            : text;
23
    constant clk_PERIOD : time := 100 ns;
24
25
                   : std logic vector(15 downto 0);
   signal x in
27
    signal clk_in
                      : std_logic;
                      : std_logic;
28
    signal rst_in
29
    signal y_out
                      : std_logic_vector(16 downto 0);
30
31
    begin
32
       -- Instantiate MAC
33
        g64_lab3_INST : g64_lab3
34
            port map (
35
                x \Rightarrow x_{in}
                clk => clk_in,
36
37
                rst => rst in,
38
                y => y_out
39
            );
40
        -- Clock generation
41
42
        clk generation : process
        begin
43
44
            clk_in <= '1';
45
            wait for clk_PERIOD/2;
```

```
46
            clk in <= '0';
47
            wait for clk_PERIOD/2;
48
        end process clk_generation;
49
50
         -- Feeding Inputs
51
        feeding_instr : process is
            variable v_Iline : line; -- will hold the input line read from the input file
52
53
            variable v Oline : line; -- will hold the output line to be written to output file
            variable v_in
                              : std logic vector(15 downto 0); -- input value
54
55
        begin
            -- reset the circuit
56
            rst_in <= '1';
57
58
            wait until rising edge(clk in);
59
            wait until rising edge(clk in);
            rst_in <= '0';
60
            file open(file VECTORS in, "lab3-in-fixed-point.txt", read mode);
61
            file_open(file_RESULTS, "lab3-out.txt", write_mode);
62
63
64
            while not endfile(file VECTORS in) loop
                 -- read from the file, line-by-line until EOF,
65
                 -- storing the line in v_Iline, then reading the value into v_in
66
67
                 readline(file_VECTORS_in, v_Iline);
68
                 read(v_Iline, v_in);
69
70
                 x in <= v in; -- map v in to x
71
72
                wait until rising_edge(clk_in);
73
            end loop;
74
75
            -- write the filtered value to the output file and map it to y
76
            write(v_Oline, y_out);
77
            writeline(file_RESULTS, v_Oline);
78
            wait;
79
80
         end process;
81
    end architecture test;
```

Running the simulation, it was verified that the 25-tap FIR filter functioned as expected, as seen in Fig. 2 below.




Fig. 2 Testbench Simulation of the 25-tap FIR filter using ModelSim

Resource Utilization

Compilation Report & Chip Planner




Fig. 3 Compilation Report: Flow Summary

From the flow summary we can see that 401 registers are used in the implementation. The FIR filter is more resource-inefficient than the MAC unit and the bit counter implemented in the previous labs. As the order of the FIR filter increases, i.e. number of taps increases, more resources will be required to realize the design as arrays are used in the VHDL code to temporarily store the convolution from the taps. The Chip Planner below (*Fig. 4*) shows the used resources in dark blue. Much of the resources are still unused and therefore this design could have been implemented on a smaller chip.




Fig. 4 Chip Planner

RTL View

Fig. 5 below is the Register Transfer Level (RTL) view of the 25-tap FIR filter.




Fig. 5 RTL View of the Circuit

Fig. 6 and Fig. 7 below take a closer look at the RTL view.




Fig. 6 Zoomed in RTL View of the Beginning of the Circuit




Fig. 7 Zoomed in RTL View of the End of the Circuit

Comparing the RTL view to the direct form of the FIR filter (Fig. 1) verifies that our VHDL design is indeed implementing the filter in the direct form of the filter. Registers, adders and multipliers are the only resources used to implement the filter.

Conclusion

As stated in the introduction, the purpose of this lab was to learn how to implement digital filters using VHDL, and to verify the design by performing testbench simulations using ModelSim. More specifically, we implemented a 25-tap Finite Impulse Response (FIR) and verified its behaviour by running a testbench simulation in ModelSim. Fortunately, we did not run into any problems during this lab and our FIR filter designed in VHDL output the expected filtered values.

Grading Sheet




Fig. 8 Grading Sheet