

ECSE 325

Lab 2 Report

Lucas Bluethner, 260664905

Yutian Jing, 260680087

March 23, 2018

Introduction

The purpose of this lab was to learn the basics of fixed-point representations, VHDL testbench creation, and functional verification using ModelSim. Specifically, we implemented a multiplication-accumulation (MAC) unit using a fixed-point representation in VHDL, and wrote code for a testbench to validate our design in ModelSim.

Code Implementation

We were given two files (lab2-x.txt and lab2-y.txt) containing 1000 floating-point numbers each. The first task was to write a program to convert these floating-point numbers to fixed-point and write them to two new files (lab2-x-fixed-point.txt and lab2-y-fixed-point.txt). Below is the C code we wrote to implement this conversion.

```
1  #include <stdio.h>
2  #include <stdlib.h>
3  #include <math.h>
4
5  char *decimal_to_binary(int);
6
7  /*
8   * This method reads the floating point values from two separate files,
9   * convert them to fixed point, and stores them in two new files
10  */
11 void main()
12 {
13     // Open the files
14     FILE *lab2_x = fopen("lab2-x.txt", "r");
15     FILE *lab2_y = fopen("lab2-y.txt", "r");
16
17     // Create arrays to hold the x values and y values
18     int N = 1000;
19     float x_values[N];
20     float y_values[N];
21     int i;
22
23     // Read each floating point number from the files and store them in their corresponding
    array
24     for (i = 0; i < N; i++)
25     {
26         fscanf(lab2_x, "%f", &x_values[i]);
27     }
28     for (i = 0; i < N; i++)
29     {
30         fscanf(lab2_y, "%f", &y_values[i]);
31     }
32
33     // Done with these files, close them
34     fclose(lab2_x);
35     fclose(lab2_y);
```

```

36
37 // Go through th array multiplying each number by 2^7 because
38 // b = a x 2^F where a = floating point number, F = fractional length
39 // after this each value in the array will be integer values (so there will be no
truncation)
40 for (i = 0; i < N; i++)
41 {
42     x_values[i] = x_values[i] * 128;
43 }
44 for (i = 0; i < N; i++)
45 {
46     y_values[i] = y_values[i] * 128;
47 }
48
49 // Open the files where the fixed point values will be written to
50 FILE *lab2_x_fixed_point = fopen("lab2-x-fixed-point.txt", "w");
51 FILE *lab2_y_fixed_point = fopen("lab2-y-fixed-point.txt", "w");
52
53 int n;
54 char *pointer;
55
56 // iterate through each number, convert it to binary (2's complement) then print it to
it's corresponding file
57 for (i = 0; i < N; i++)
58 {
59     n = (int)x_values[i];
60     pointer = decimal_to_binary(n);
61     fprintf(lab2_x_fixed_point, "%s\n", pointer);
62 }
63 for (i = 0; i < N; i++)
64 {
65     n = (int)y_values[i];
66     pointer = decimal_to_binary(n);
67     fprintf(lab2_y_fixed_point, "%s\n", pointer);
68 }
69
70 // Free the pointer from memory and close the files because we are done with them
71 free(pointer);
72 fclose(lab2_x_fixed_point);
73 fclose(lab2_y_fixed_point);
74 }
75
76 /*
77 * This method take an integer as an argument an converts it to a 10-bit binary number
78 * If the integer is negative, the number gets convert to its positive binary value,
79 * then gets converted again to 2's complement
80 * returns a pointer to the MSB of the binary number in memory
81 */
82 char *decimal_to_binary(int n)
83 {
84     int c, d, count, i, invert_spot;
85     char *pointer;
86
87     int neg_number = 0;

```

```

87
88 // initializer the counter
89 count = 0;
90
91 // will point to the MSB (sign bit) of the binary number in memory
92 pointer = (char *)malloc(10 + 1);
93
94 // Array to hold the binary digits
95 int binary_digits[10];
96
97 if (pointer == NULL)
98     exit(EXIT_FAILURE);
99
100 // If the number is negative, make it positive and set the neg_number flag high
101 if (n < 0)
102 {
103     n = n * (-1);
104     neg_number = 1;
105 }
106
107 // Converts the decimal number to its unsigned binary value storing it bit by bit in
the array
108 for (c = 9; c >= 0; c--)
109 {
110     d = n >> c;
111
112     if (d & 1)
113         binary_digits[count] = 1;
114     else
115         binary_digits[count] = 0;
116     count++;
117 }
118
119 // if the argument n was postive, simply copy the values from the array to memory
starting at the pointer
120 if(!neg_number)
121 {
122     for(i = 0; i < 10; i++)
123     {
124         if(binary_digits[i] == 0)
125         {
126             *(pointer + i) = 0 + '0';
127         }
128         else
129         {
130             *(pointer + i) = 1 + '0';
131         }
132     }
133 }
134 else
135 // the argument n was positive, convert to 2's complement
136 {
137
138     // Starting from the LSB, iterate through the array backwards until the first '1'

```

```

138     bit is reached
139     // All the numbers before (and not including) this 1 value need to be inverted
140     for (i = 9; i >= 0; i--)
141     {
142         if (binary_digits[i] == 1)
143         {
144             invert_spot = i;
145             break;
146         }
147     }
148     // Starting at the MSB, iterate through the array storing the inverted value in
149     memory starting at the pointer
150     for (i = 0; i < 10; i++)
151     {
152         if (i < invert_spot)
153         {
154             if (binary_digits[i] == 0)
155             {
156                 *(pointer + i) = 1 + '0';
157             }
158             else
159             {
160                 *(pointer + i) = 0 + '0';
161             }
162         }
163         else
164         {
165             // Once the '1' found above is reached, simply copy the values over from the
166             array to the next spot in memory
167             {
168                 if (binary_digits[i] == 0)
169                 {
170                     *(pointer + i) = 0 + '0';
171                 }
172                 else
173                 {
174                     *(pointer + i) = 1 + '0';
175                 }
176             }
177         }
178     }
179     // Add the null terminator to the end of the string
180     *(pointer + count) = '\0';
181     // return a pointer to the MSB in memory
182     return pointer;
183 }

```

Next, now that we had two files containing 1000 fixed-point numbers each, was to implement the MAC unit. The MAC unit takes in a number from each file once every clock cycle, multiplies them and accumulates to the current total.

Below is the VHDL code that implements the MAC unit.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity g64_lab2 is
6  port( x      : in std_logic_vector (9 downto 0); -- first input
7        y      : in std_logic_vector (9 downto 0); -- second input
8        N      : in std_logic_vector (9 downto 0); -- total number of inputs
9        clk    : in std_logic; -- clock
10       rst     : in std_logic; -- asynchronous active-high reset
11       mac     : out std_logic_vector (19 downto 0); -- output of MAC unit
12       ready   : out std_logic); -- denotes the validity of the mac signal
13 end g64_lab2;
14
15 architecture behaviour of g64_lab2 is
16
17     signal temp      : std_logic_vector(19 downto 0);
18     signal counter   : std_logic_vector(9 downto 0);
19
20 begin
21     process(clk)
22     begin
23         if (rst = '1') then -- asynchronous active-high reset
24             temp <= (others => '0'); -- reset temp to zero
25             counter <= (others => '0'); -- reset counter to zero
26             ready <= '0'; -- not ready
27         elsif (rising_edge(clk)) then
28             if (counter < N) then -- if counter is less than N (1000)
29                 -- multiply two the two inputs, and accumulate
30                 temp <= std_logic_vector(signed(x) * signed(y) + signed(temp));
31                 -- increment the counter
32                 counter <= std_logic_vector(signed(counter) + 1);
33             end if;
34         end if;
35         ready <= '1'; -- ready
36     end process;
37     mac <= std_logic_vector(temp);
38 end behaviour;
```

Results

Testbench Code & Simulation

Below is the testbench code we wrote to verify the functionality of the MAC unit.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use STD.textio.all;
5  use ieee.std_logic_textio.all;
6
7  entity g64_MAC_tb is
8  end g64_MAC_tb;
9
10 architecture test of g64_MAC_tb is
11
12     -- Declare the Component Under Test
13     component g64_lab2 is
14         port( x      : in std_logic_vector(9 downto 0); -- first input
15              y      : in std_logic_vector(9 downto 0); -- second input
16              N      : in std_logic_vector(9  downto 0); -- total number of inputs
17              clk     : in std_logic; -- clock
18              rst     : in std_logic; -- asynchronous active-high reset
19              mac     : out std_logic_vector(19 downto 0); -- output of MAC unit
20              ready   : out std_logic); -- denotes the validity of the mac signal
21     end component g64_lab2;
22
23     -- Testbench Internal Signals
24     file file_VECTORS_X : text;
25     file file_VECTORS_Y : text;
26     file file_RESULTS   : text;
27
28     constant clk_PERIOD : time := 100 ns;
29
30     signal x_in      : std_logic_vector(9 downto 0);
31     signal y_in      : std_logic_vector(9 downto 0);
32     signal N_in      : std_logic_vector(9  downto 0);
33     signal clk_in     : std_logic;
34     signal rst_in     : std_logic;
35     signal mac_out    : std_logic_vector(19 downto 0);
36     signal ready_out  : std_logic;
37
38     begin
39         -- Instantiate MAC
40         g64_MAC_INST : g64_lab2
41             port map (
42                 x => x_in,
43                 y => y_in,
44                 N => N_in,
45                 clk => clk_in,
```

```

46         rst => rst_in,
47         mac => mac_out,
48         ready => ready_out
49     );
50
51     -- Clock generation
52     clk_generation : process
53     begin
54         clk_in <= '1';
55         wait for clk_PERIOD/2;
56         clk_in <= '0';
57         wait for clk_PERIOD/2;
58     end process clk_generation;
59
60     -- Feeding Inputs
61     feeding_instr : process is
62         variable v_Iline1 : line; -- will be one line read from one input file
63         variable v_Iline2 : line; -- will be one line read from the other input file
64         variable v_Oline : line; -- variable to hold to output of the MAC
65         variable v_x_in : std_logic_vector(9 downto 0);
66         variable v_y_in : std_logic_vector(9 downto 0);
67     begin
68         -- reset the circuit
69         N_in <= "1111101000"; -- N = 1000
70         rst_in <= '1';
71         wait until rising_edge(clk_in);
72         wait until rising_edge(clk_in);
73         rst_in <= '0';
74         file_open(file_VECTORS_X, "lab2-x-fixed-point.txt", read_mode);
75         file_open(file_VECTORS_Y, "lab2-y-fixed-point.txt", read_mode);
76         file_open(file_RESULTS, "lab2-out.txt", write_mode);
77
78         while not endfile(file_VECTORS_X) loop
79             readline(file_VECTORS_X, v_Iline1);
80             read(v_Iline1, v_x_in); -- read one number from first input file
81             readline(file_VECTORS_Y, v_Iline2);
82             read(v_Iline2, v_y_in); -- read one number from second input file
83
84             x_in <= v_x_in;
85             y_in <= v_y_in;
86
87             wait until rising_edge(clk_in);
88         end loop;
89
90         if ready_out = '1' then
91             write(v_Oline, mac_out); -- write the result of the MAC to the output file
92                                     -- link it to mac_out signal
93             writeline(file_RESULTS, v_Oline);
94             wait;
95         end if;
96     end process;
97 end architecture test;

```


Running the simulation, it was verified that the MAC unit functioned as expected, as seen in Fig. 1 below.




Fig. 1 Testbench Simulation of the MAC unit using ModelSim

Resource Utilization

Compilation Report & Chip Planner




Fig. 3 Compilation Report: Flow Summary

Analyzing the flow summary in the compilation report, it can be seen that 31 registers were used in total, which is a pretty low-profile MAC unit implementation as the MAC unit only consists simple multiplier and adder logic. The dark blue on the chip in the Chip Planner (Fig. 4) shows the areas of the chip where resources are used by the MAC unit. This design clearly does not use many resources and thus, a much smaller chip could have been used.




Fig. 4 Chip Planner

RTL View

Fig. 5 below is the Register Transfer Level (RTL) view of the MAC design. Comparing this to the diagram given in the manual (Fig. 6), it can be seen that the core logic has the same resources. One multiplier, to multiply the two inputs, an adder to add the product of the inputs to the accumulated total, and a register to store the result (with the output feeding back to the adder).




Fig. 5 RTL View of the Circuit




Fig. 6 The high-level architecture of the MAC unit

Conclusion

In this lab we learned the basics of fixed-point representations, VHDL testbench creation, and functional verification using ModelSim. We wrote a program in C to convert floating-point numbers to fixed-point representation, VHDL code to implement a multiplication-accumulation (MAC) unit (using a fixed-point representation), and finally, we wrote code for a testbench which successfully validated our MAC design in ModelSim.

Grading Sheet

Grading Sheet

Group Number: 64
Name 1: Lucas Bluthner 260664905
Name 2: Yutian Jing 260680087


Task	Grade	/Total	Comments
VHDL for MAC	30	/30	
Testbench VHDL	25	/25	
Resource Utilization	10	/10	
Design Verification	35	/35	

Fig. 7 Grading Sheet