ECSE 325

Lab 2 Report Lucas Bluethner, 260664905

Yutian Jing, 260680087

March 23, 2018

Introduction

The purpose of this lab was to learn the basics of fixed-point representations, VHDL testbench creation, and functional verification using ModelSim. Specifically, we implemented a multiplication-accumulation (MAC) unit using a fixed-point representation in VDHL, and wrote code for a testbench to validate our design in ModelSim

Code Implementation

We were given two files (lab2-x.txt and lab2-y.txt) containing 1000 floating-point numbers each. The first task was to write a program to convert these floating-point numbers to fixed-point and write them to two new files (lab2-x-fixed-point.txt and lab2-y-fixed-point.txt). Below is the the C code we wrote to implement this conversion.

```
#include <stdio.h>
    #include <stdlib.h>
 3
    #include <math.h>
 4
 5
    char *decimal to binary(int);
 6
     * This method reads the floating point values from to separate files,
 8
9
     * convert them to fixed point, and stores them in two new files
10
     */
11
    void main()
12
13
        // Open the files
        FILE *lab2 x = fopen("lab2-x.txt", "r");
14
15
        FILE *lab2_y = fopen("lab2-y.txt", "r");
16
        // Create arrarys to hold the x values and y values
17
        int N = 1000;
18
19
        float x_values[N];
        float y_values[N];
20
21
        int i;
22
23
        // Read each floating point number from the files and store them in their corresponding
     array
        for (i = 0; i < N; i++)
24
25
             fscanf(lab2_x, "%f", &x_values[i]);
26
27
        }
        for (i = 0; i < N; i++)
28
29
             fscanf(lab2_y, "%f", &y_values[i]);
30
31
        }
32
        // Done with these files, close them
33
34
        fclose(lab2_x);
35
        fclose(lab2_y);
```

```
36
37
        // Go through th arrary multiplying each number by 2^7 because
38
        // b = a x 2^F where a = floating point number, F = fractional length
        // after this each value in the array will be integer values (so there will be no
39
     truncation)
40
        for (i = 0; i < N; i++)
41
        {
42
             x values[i] = x values[i] * 128;
43
        for (i = 0; i < N; i++)
44
45
46
             y_values[i] = y_values[i] * 128;
47
        }
48
49
        // Open the files where the fixed point values will be written to
        FILE *lab2 x fixed point = fopen("lab2-x-fixed-point.txt", "w");
50
51
        FILE *lab2_y_fixed_point = fopen("lab2-y-fixed-point.txt", "w");
52
53
        int n;
54
        char *pointer;
55
        // iterate through each number, convert it to binary (2's complement) then print it to
56
     it's corresponding file
57
        for (i = 0; i < N; i++)
58
59
             n = (int)x_values[i];
60
             pointer = decimal_to_binary(n);
61
             fprintf(lab2_x_fixed_point, "%s\n", pointer);
62
        for (i = 0; i < N; i++)
64
             n = (int)y values[i];
65
             pointer = decimal_to_binary(n);
66
67
             fprintf(lab2_y_fixed_point, "%s\n", pointer);
68
69
70
        // Free the pointer from memory and close the files because we are done with them
        free(pointer);
71
72
        fclose(lab2_x_fixed_point);
        fclose(lab2 y fixed point);
73
74
    }
75
76
77
     * This method take an integer as an argument an converts it to a 10-bit binary number
78
      * If the integer is negative, the number gets convert to its positive binary value,
79
      * then gets converted again to 2's complement
80
      * returns a pointer to the MSB of the binary number in memory
     */
81
82
    char *decimal_to_binary(int n)
83
    {
84
        int c, d, count, i, invert_spot;
85
        char *pointer;
        int neg_number = 0;
86
```

```
87
 88
         // initialzer the counter
89
         count = 0;
90
91
         // will point to the MSB (sign bit) of the binary number in memory
         pointer = (char *)malloc(10 + 1);
92
93
94
         // Array to hold the binary digits
         int binary digits[10];
95
96
97
         if (pointer == NULL)
              exit(EXIT FAILURE);
98
99
100
         // If the number is negative, make it positive and set the neg number flag high
         if (n < 0)
101
102
         {
              n = n * (-1);
103
104
              neg_number = 1;
105
106
         // Converts the decimal number to its unsigned binary value storing it bit by bit in
107
     the array
108
         for (c = 9; c >= 0; c--)
109
110
              d = n \gg c;
111
              if (d & 1)
112
113
                  binary_digits[count] = 1;
114
115
                  binary_digits[count] = 0;
116
              count++;
         }
117
118
         // if the argument n was postive, simply copy the values from the array to memory
119
      starting at the pointer
         if(!neg number)
120
121
122
              for(i = 0; i < 10; i++)
123
124
                  if(binary digits[i] == 0)
125
                  {
                      *(pointer + i) = 0 + '0';
126
127
                  }
128
                  else
129
                  {
130
                      *(pointer + i) = 1 + '0';
131
132
              }
         }
133
134
         else
135
         // the argument n was positive, convert to 2's complement
136
137
              // Starting from the LSB, iterate through the array backwards until the first '1'
```

```
bit is reached
138
              // All the numbers before (and not including) this 1 value need to be inverted
139
              for (i = 9; i >= 0; i--)
140
141
                  if (binary_digits[i] == 1)
142
                  {
                      invert_spot = i;
143
144
                      break;
145
                  }
146
              // Starting at the MSB, iterate throught the arrary storing the inverted value in
147
      memory starting at the pointer
148
              for (i = 0; i < 10; i++)
149
150
                  if (i < invert_spot)</pre>
151
                  {
152
                      if (binary_digits[i] == 0)
153
154
                           *(pointer + i) = 1 + '0';
155
                      }
156
                      else
157
                      {
158
                           *(pointer + i) = 0 + '0';
159
                      }
160
                  }
161
                  else
162
                  // Once the '1' found above is reached, simply copy the values over from the
      array to the next spot in memory
163
                  {
164
                      if (binary digits[i] == 0)
165
                           *(pointer + i) = 0 + '0';
166
167
                      }
168
                      else
169
                      {
170
                           *(pointer + i) = 1 + '0';
171
                      }
                  }
172
173
              }
174
          }
175
          // Add the null terminator to the end of the string
176
177
          *(pointer + count) = '\0';
178
          // return a pointer the the MSB in memory
179
180
          return pointer;
181
```

Next, now that we had two files containing 1000 fixed-point numbers each, was to implements the MAC unit. The MAC unit takes in a number from each file once every cock cycle, multiplies them and accumulates to the current total.

Below is the VHDL code that implements the MAC unit.

```
1
    library ieee;
 2
    use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
 3
 4
 5
    entity g64_lab2 is
                : in std_logic_vector (9 downto 0); -- first input
 6
    port( x
                      : in std logic vector (9 downto 0); -- second input
                      : in std logic vector (9 downto 0); -- total number of inputs
 8
             clk : in std logic; -- clock
 9
                 : in std_logic; -- asynchronous active-high reset
10
             mac : out std logic vector (19 downto 0); -- output of MAC unit
11
12
             ready : out std logic); -- denotes the validity of the mac signal
13
    end g64 lab2;
14
15
    architecture behaviour of g64 lab2 is
16
17
    signal temp
                    : std logic vector(19 downto 0);
18
    signal counter : std_logic_vector(9 downto 0);
19
20
    begin
21
        process(clk)
22
        begin
            if (rst = '1') then -- asynchronous active-high reset
23
24
                     temp <= (others => '0');
                                               -- reset temp to zero
                     counter <= (others => '0'); -- reset counter to zero
25
                     ready <= '0';
                                                      -- not ready
26
27
             elsif (rising edge(clk)) then
                 if (counter < N) then -- if counter is less than N (1000)
28
29
                         -- multiply two the two inputs, and accumulate
                         temp <= std_logic_vector(signed(x) * signed(y) + signed(temp));</pre>
30
                         -- increment the counter
31
32
                         counter <= std_logic_vector(signed(counter) + 1);</pre>
33
                 end if;
             end if;
34
             ready <= '1'; -- ready
35
        end process;
36
        mac <= std_logic_vector(temp);</pre>
37
    end behaviour;
38
```

Results

Testbench Code & Simulation

Below is the testbench code we wrote to verify the functionality of the MAC unit.

```
library ieee;
1
    use ieee.std logic 1164.all;
    use ieee.numeric std.all;
3
    use STD.textio.all;
5
    use ieee.std_logic_textio.all;
 6
    entity g64_MAC_tb is
7
8
    end g64 MAC tb;
9
10
    architecture test of g64 MAC tb is
11
12
    -- Declare the Component Under Test
13
    component g64_lab2 is
        port( x
                      : in std logic vector(9 downto 0); -- first input
14
15
                       : in std logic vector(9 downto 0); -- second input
              У
              N
                       : in std_logic_vector(9 downto 0); -- total number of inputs
16
              clk
                       : in std_logic; -- clock
17
              rst
                       : in std logic; -- asynchronous active-high reset
18
                        : out std logic vector(19 downto 0); -- output of MAC unit
19
              mac
                        : out std logic); -- denotes the validity of the mac signal
    end component g64_lab2;
21
22
23
    -- Testbench Internal Signals
24
    file file_VECTORS_X : text;
    file file_VECTORS_Y : text;
    file file RESULTS : text;
27
28
    constant clk_PERIOD : time := 100 ns;
29
    signal x_in : std_logic_vector(9 downto 0);
30
    signal y in
                 : std_logic_vector(9 downto 0);
    signal N_in : std_logic_vector(9 downto 0);
32
    signal clk_in : std_logic;
signal rst_in : std_logic;
33
34
    signal rst_in
35
    signal mac_out
                      : std_logic_vector(19 downto 0);
    signal ready_out : std_logic;
37
38
    begin
39
        -- Instantiate MAC
40
        g64_MAC_INST : g64_lab2
41
            port map (
42
                x \Rightarrow x in,
43
                y \Rightarrow y_{in}
44
                N \Rightarrow N_{in}
45
                clk => clk in,
```

```
46
                 rst => rst in,
47
                 mac => mac out,
48
                 ready => ready_out
49
             );
50
         -- Clock generation
51
        clk generation : process
52
53
        begin
54
             clk in <= '1';
55
             wait for clk PERIOD/2;
             clk in <= '0';
56
57
             wait for clk PERIOD/2;
58
        end process clk generation;
59
60
         -- Feeding Inputs
        feeding instr : process is
61
             variable v Iline1
                               : line; -- will be one line read from one input file
62
             variable v_Iline2 : line; -- will be one line read from the other input file
63
64
             variable v Oline : line; -- variable to hold to output of the MAC
             variable v x in
                                 : std logic vector(9 downto 0);
65
             variable v y in
                                : std logic vector(9 downto 0);
66
67
        begin
68
             -- reset the circuit
             N in <= "1111101000"; -- N = 1000
69
             rst in <= '1';
70
71
             wait until rising edge(clk in);
72
             wait until rising_edge(clk_in);
73
             rst in <= '0';
             file open(file VECTORS X, "lab2-x-fixed-point.txt", read mode);
74
             file open(file VECTORS Y, "lab2-y-fixed-point.txt", read mode);
75
76
             file_open(file_RESULTS, "lab2-out.txt", write_mode);
77
78
             while not endfile(file VECTORS X) loop
79
                 readline(file VECTORS X, v Iline1);
80
                 read(v_Iline1, v_x_in); -- read one number from first input file
81
                 readline(file VECTORS Y, v Iline2);
                 read(v_Iline2, v_y_in); -- read one number from second input file
82
83
84
                 x_in <= v_x_in;</pre>
85
                 y_in <= v_y_in;</pre>
86
87
                 wait until rising_edge(clk_in);
88
             end loop;
89
             if ready out = '1' then
90
91
                 write(v Oline, mac out); -- write the result of the MAC to the ouput file
                                        -- link it to mac_out signal
92
93
                 writeline(file_RESULTS, v_Oline);
94
                 wait;
95
             end if;
96
         end process;
97
    end architecture test;
```

Running the simulation, it was verified that the MAC unit functioned as expected, as seen in Fig. 1 below.




Fig. 1 Testbench Simulation of the MAC unit using ModelSim

Resource Utilization

Compilation Report & Chip Planner




Fig. 3 Compilation Report: Flow Summary

Analyzing the flow summary in the compilation report, it can be seen that 31 registers were used in total, which is a pretty low-profile MAC unit implementation as the MAC unit only consists simple multiplier and adder logic. The dark blue on the chip in the Chip Planner (Fig. 4) shows the areas of the chip where resources are used by the MAC unit. This design clearly does not use many resources and thus, a much smaller chip could have been used.




Fig. 4 Chip Planner

RTL View

Fig. 5 below is the Register Transfer Level (RTL) view of the MAC design. Comparing this to the diagram given in the manual (Fig. 6), it can be seen that the core logic has the same resources. One multiplier, to multiply the two inputs, an adder to add the product of the inputs to the accumulated total, and a register to store the result (with the output feeding back to the adder).




Fig. 5 RTL View of the Circuit




Fig. 6 The high-level architecture of the MAC unit

Conclusion

In this lab we learned the basics of fixed-point representations, VHDL testbench creation, and functional verification using ModelSim. We wrote a program in C to convert floating-point numbers to fixed-point representation, VDHL code to implement a multiplication-accumulation (MAC) unit (using a fixed-point representation), and finally, we wrote code for a testbench which successfully validated our MAC design in ModelSim.

Grading Sheet




Fig. 7 Grading Sheet