# **ECSE 325**

Lab 4 Report

Lucas Bluethner, 260664905

Yutian Jing, 260680087

March 30, 2018

# Introduction

The purpose of this lab was to learn how to specify timing constraints and perform static timing analysis of a synthesized circuit using TimeQuest timing analyzer. In the previous lab, we implemented a 25-tap FIR filter in direct form (*Fig. 1*). In this lab, we implemented the 25-tap FIR filter in broadcasting (direct-transpose) form (*Fig. 2*), using the same input files from the previous labs to verify our design. To verify the functionality of our design, we wrote testbench code to read a given test vector and obtain the output test vector. We then compared these results with the previous labs output results (the expected output signal).




Fig. 1 Direct form of an N-tap FIR filter




Fig. 2 Broadcasting (direct-transpose) form of an N-tap FIR filter

# **Code Implementation**

The difference between the direct form of the FIR filter and the broadcasting form is not a huge difference. The direct form gets its output buy multiplying each of the 25 most recent input signals by the corresponding weight, and then adds them all together. Whereas the broadcasting form has registers between the adders to perform many small additions separated by delay elements.

Below is the VHDL code that implements the 25-tap broadcasting FIR filter.

```
1
    library ieee;
 2
    use ieee.std logic 1164.all;
    use ieee.numeric std.all;
 3
4
 5
    entity g64 lab4 is
 6
        port ( x : in std logic vector (15 downto 0); -- input signal
                 clk : in std logic;
 7
                                                      -- clock
                 rst : in std_logic;
 8
                                                      -- asynchronous active-high reset
9
                      : out std_logic_vector (16 downto 0)); -- output signal
10
    end g64 lab4;
11
    architecture filter of g64_lab4 is
12
13
    type COEFS is array(0 to 24) of signed(15 downto 0); -- array for coefficients
14
15
    signal coef : COEFS;
    type OUTPUTS is array(0 to 24) of signed(16 downto 0); -- array for intermediate outputs
     signal x_value : OUTPUTS := (others => "00000000000000000000");
17
18
19
    begin
20
21
    -- coefficient initializations
22
    coef <= ("0000001001110010",
                 "0000000000010001",
23
                 "11111111111010011",
24
25
                 "1111111011011110",
26
                 "0000001100011001",
                 "1111110110100111",
27
28
                 "1111110000001110",
                 "0000110110111100",
29
                 "1110110001110011",
30
31
                 "0000110111110111",
                 "0000001100000111",
32
33
                 "1110101000001010",
                 "0001111000110011",
34
                 "1110101000001010",
35
                 "0000001100000111",
36
                 "0000110111110111",
37
38
                 "1110110001110011",
39
                 "0000110110111100",
40
                 "1111110000001110",
41
                 "1111110110100111",
42
                 "0000001100011001",
43
                 "11111110110111110",
```

```
44
                 "1111111111010011".
45
                 "0000000000010001",
                 "0000001001110010");
46
47
48
        process(clk, rst)
             -- variable the multiplication of x and a weight
49
50
            variable mult : signed(31 downto 0) := (others => '0');
51
            begin
                if (rst = '1') then -- if reset is high, reset everything to zero
52
                    y <= (others => '0');
53
                    mult := (others => '0');
54
                    55
56
                elsif (rising edge(clk)) then
                     -- loop through and multiply the input by each coefficient
57
                    for i in 0 to 23 loop
58
                        -- the new value is the multiplication,
59
60
                        -- plus the previous input signal multiplied by the coefficient
61
                        mult := signed(x)*coef(i);
62
                        x_{value}(i) \leftarrow mult(31 \text{ downto } 15) + x_{value}(i+1);
                    end loop;
63
                    -- last value doesn't need the addition b/c there is no 26th element
64
                    mult := signed(x)*coef(24);
65
66
                    x_value(24) <= mult(31 downto 15);</pre>
67
                    -- the value at index zero is the filtered output
                    y <= std logic vector(x value(0));</pre>
68
                end if;
69
        end process;
70
71
    end filter;
```

# **Results**

### **Testbench Code & Simulation**

Below is the testbench code we wrote to verify the functionality of the broadcasting FIR filter.

```
1
   library ieee;
    use ieee.std logic 1164.all;
   use ieee.numeric std.all;
3
    use STD.textio.all;
5
    use ieee.std_logic_textio.all;
 6
7
    entity g64_lab4_tb is
    end g64 lab4 tb;
8
9
10
    architecture test of g64 lab4 tb is
11
    -- Declare the Component Under Test
12
13
    component g64_lab4 is
        port( x : in std_logic_vector(15 downto 0);
14
15
                clk : in std logic;
                rst : in std_logic;
16
17
                y : out std_logic_vector(16 downto 0));
18
    end component g64_lab4;
19
20
    -- Testbench Internal Signals
    file file_VECTORS_in : text;
21
22
    file file RESULTS
                           : text;
23
    constant clk_PERIOD : time := 100 ns;
24
                   : std logic vector(15 downto 0);
   signal x in
27
    signal clk_in
                      : std_logic;
                      : std_logic;
28
    signal rst_in
29
    signal y_out
                      : std_logic_vector(16 downto 0);
30
31
    begin
32
       -- Instantiate MAC
33
        g64 lab4 INST : g64 lab4
34
            port map (
35
                x \Rightarrow x_{in}
                clk => clk_in,
36
37
                rst => rst in,
38
                y => y_out
39
            );
40
        -- Clock generation
41
42
        clk generation : process
        begin
43
44
            clk_in <= '1';
45
            wait for clk_PERIOD/2;
```

```
46
             clk in <= '0';
47
             wait for clk PERIOD/2;
48
         end process clk_generation;
49
         -- Feeding Inputs
50
        feeding_instr : process is
51
                                 : line; -- will hold one line read from the input file
52
             variable v Iline1
53
             variable v Oline
                                 : line; -- will hold one line of the output file
                                 : std logic vector(15 downto 0); -- variable for the input value
54
             variable v in
55
        begin
56
             -- reset the circuit
57
             rst in <= '1';
58
             wait until rising edge(clk in);
59
             wait until rising edge(clk in);
60
             rst in <= '0';
             -- open the input to be read from, and the output file to be written to
61
             file open(file VECTORS in, "lab3-in-fixed-point.txt", read mode);
62
             file_open(file_RESULTS, "lab3-out.txt", write_mode);
63
64
             -- read line-by-line (one input value at a time) until EOF
65
             while not endfile(file VECTORS in) loop
66
                 -- read a line from the input file and store the value in v_in
67
68
                 readline(file_VECTORS_in, v_Iline1);
                 read(v Iline1, v in);
69
70
                 -- map the input value to x in
71
                 x_in <= v_in;
72
73
                 wait until rising_edge(clk_in);
74
             end loop;
             -- map the output value to y out and write it on one line of the output file
76
             write(v_Oline, y_out);
             writeline(file RESULTS, v Oline);
77
78
             wait;
79
80
         end process;
81
    end architecture test;
```

Running the simulation, it was verified that the broadcasting FIR filter functioned as expected, as seen in *Fig.* 3 below. This matches exactly the output values we obtained from the previous lab.




Fig. 3 Testbench Simulation of the 25-tap FIR filter in broadcasting form

### **Resource Utilization**

#### **Compilation Report & Chip Planner**

Flow Summary	
< <filter>&gt;</filter>	
Flow Status	Successful - Thu Mar 29 17:11:10 2018
Quartus Prime Version	16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name	g64_lab4
Top-level Entity Name	g64_lab4
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	205 / 32,070 ( < 1 % )
Total registers	441
Total pins	35 / 457 (8%)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 ( 0 % )
Total DSP Blocks	13 / 87 (15 %)
Total HSSI RX PCSs	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSs	0
Total HSSI PMA TX Serializers	0
Total PLLs	0/6(0%)
Total DLLs	0/4(0%)

Fig. 4 Compilation Report: Flow Summary

From the flow summary we can see that 441 registers were used in the implementation. As the order of the FIR filter increases (the number of taps increases) more resources will be required to realize the design because more registers, adder and multipliers will be required. The Chip Planner below (*Fig. 5*) shows the used resources in dark blue. Much of the resources are still unused and therefore the 25-tap broadcasting FIR filter could have been implemented on a much smaller chip.




Fig. 5 Chip Planner

### **RTL View**

The RTL view of the circuit is a bit messy (*Fig. 6*), but if you take a closer look (*Fig. 7*) you can begin to compare it with the diagram in *Fig. 2*.




Fig. 6 RTL View of the circuit




Fig. 7 Closer look at the RTL View of the circuit

Just like the diagram shown in *Fig. 2*, the RTL View shows the the input signal is "broadcasted" to each multiplier, and each adder has a register in between it, as we expected.

#### **TimeQuest Timing Analysis**

To ensure a properly working circuit, we also took into consideration timing constraints. A Synopsys Design Constraints (.sdc) file is what is used to specify timing constraints. Thus, we specified the timing constraints did by adding a file to the project called *g\_64\_testbed.sdc*. The file contained one line of code:

```
1 create_clock -period 20 [get_ports clk]
```

This constrains the clock port with a 20 ns clock period requirement.

After recompiling our design with the timing constraint applied, we looked at the timing summaries for the Slow Model and Fast Model. Specifically, the Fmax Summary (*Fig. 8*), which gives the maximum clock speed of 325.52 MHz, and the Setup (*Fig. 9*) and Hold (*Fig. 10*) summaries, which give the slack amounts for the setup and hold constraints. Slack is the margin by which the required timing requirement is met or not. It is the difference between the required time and the arrival time. A positive slack value indicates the margin by which a requirement was met, whereas a negative slack value indicates the margin by which a requirement was not met. Thus, since both the Setup and Hold summaries show a positive slack value, our design met the requirement of a 20 ns clock period.




Fig. 8 Fmax Summary




Fig. 9 Setup Summary




Fig. 10 Hold Summary

# Conclusion

The purpose of this lab was to learn how to specify timing constraints and perform static timing analysis of a synthesized circuit using TimeQuest timing analyzer. We did this by implementing a 25-tap FIR filter in broadcasting (direct-transpose) form in VDHL. We then wrote testbench code to verify the functionality of our design which was successful because our output matched the results obtained from the previous lab, the expected outputs. Next, we constrained the clock period of our design to 20 ns and recompiled our design. Analyzing the Setup and Hold Summaries, we found that our design successfully met the timing constraints because all of the slack values were positive values.

### **Grading Sheet**




Fig. 8 Grading Sheet