header text


## コンピュータシステムの理論と実装

## もくじ

- 1. Intrduction
- 2. 使い方
- 3. ユースケース

#### 1. Intrduction

- コース概要
  - https://www.nand2tetris.org
  - course
     https://www.coursera.org/le
     arn/build-a computer/lecture/tfRns/
     unit-0-0-introduction
  - ted talk
  - moden pcを自分で一から作ってみようといコンセプト



## Intrduction

- 最近話題のライセンス
  - https://www.nand2tetris.org/licens

#### ## 背景

- バソコンは全て情報の保存と処理を行うために設計された **論理ゲート(logic gate)** から構成されている。
- 本章では, \*\*ブールゲート(boolean gate)\*\*と呼ばれる最も単純なゲートに焦点をあてる。
- ブールゲートは\*\*ブール関数(boolean function)\*\*を物理的に実現したもんであるため、 ブール関数についてみます。

## ブール代数

- ブール代数はブール値を扱う(0,1)のみ
- ブール関数はブール値を受け取り、ブール値を返す関数
- ブール関数を表現する方法
  - 真理値表(truth table)
  - ブール式

footer text

## 真理値表(truth table)

- 全ての入力に対数る関数の出力を 全て列挙する
- ullet 変数の組み合わせは $2^3$  通りある
- 真理値表から\*\*ブール式(boolean expression)\*\*を導くことができる

x	y	Z	f(x, y, z)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Figure 1.1 Truth table representation of a Boolean function (example).

## ブール式(boolean expression)

• ブール式の基本は And, Or, Notの3である

#### **Boolean Operations**

x And y

x Or y $x \vee y$  Not(x)

x	у	And
0	0	0
0	1	0
1	0	0
1	1	1

х	у	Or
0	0	0
0	1	1
1	0	1
1	1	1

х	Not
0	1
1	0

## ブール式(boolean expression) 例

#### **Boolean Expressions**

Not(0 Or (1 And 1)) =

Not(0 Or 1) =

Not(1) =

0

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken

Slide 5

## ブール式(boolean expression)

• 
$$f(x,y,z) = (x+y) * \tilde{z}$$

x	у	Z	f(x, y, z)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Figure 1.1 Truth table representation of a Boolean function (example).

## ブール式(boolean expression)

#### **Boolean Identities**

• 
$$(x \operatorname{And} y) = (y \operatorname{And} x)$$
  
•  $(x \operatorname{Or} y) = (y \operatorname{Or} x)$  commutative laws

• 
$$(x \operatorname{And} (y \operatorname{And} z)) = ((x \operatorname{And} y) \operatorname{And} z)$$
  
•  $(x \operatorname{Or} (y \operatorname{Or} z)) = ((x \operatorname{Or} y) \operatorname{Or} z)$  associative laws

• 
$$(x \operatorname{And} (y \operatorname{Or} z)) = (x \operatorname{And} y) \operatorname{Or} (x \operatorname{And} z)$$
  
•  $(x \operatorname{Or} (y \operatorname{And} z)) = (x \operatorname{Or} y) \operatorname{And} (x \operatorname{Or} z)$  distributive laws

• Not(
$$x$$
 And  $y$ ) = Not( $x$ ) Or Not( $y$ )  
• Not( $x$  Or  $y$ ) = Not( $x$ ) And Not( $y$ ) De Morgan laws

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright @ Noam Nisan and Shimon Schocken

Slide 8

## header プール式(boolean expression)

#### Boolean algebra

Developed by George Boole in 1840s to study logic problems

- Variables represent true or false (1 or 0 for short).
- Basic operations are AND, OR, and NOT (see table below). Widely used in mathematics, logic and computer science.


operation	Java notation	logic notation	circuit design (this lecture)	
AND	x && y	$x \wedge y$	xy	
OR	x    y	$x \lor y$	x + y	various notati in common u
NOT	! x	$\neg x$	x'	

#### DeMorgan's Laws

Example: (stay tuned for proof)

$$(xy)' = (x' + y')$$
  
 $(x + y)' = x'y'$ 

Relevance to circuits. Basis for next level of abstraction.



George Boole 1815-1864



Copyright 2004, Sidney Harris http://www.sciencecartoonsplus.com

## header ずール式(boolean expression)

#### Truth table proofs

#### Truth tables are convenient for establishing identities in Boolean logic

- One row for each possibility.
- · Identity established if columns match.


#### Proofs of DeMorgan's laws

								x' + y'
0	0	0	1	0	0	1	1	1
0	1	0	1	0	1	1	0	1
1	0	0	1	1	0	0	1	1
	1	1	0	1	1	0	0	0
	(xy)' = (x' + y')							

			NOR					NOR
x	У	x + y	(x + v)'	x	y	<i>x</i> '	<i>y</i> '	x'y'
0	0	0	1	0	0	1	1	1
0	1	1	0	0	1	1	0	0
1	0	1	0	1	0	0	1	0
1	1	1	0	1	1	0	0	0
	(x+y)'=x'y'							

## ブール式(boolean expression)

#### Boolean Algebra



#### heade雑談 shanoおじさん

#### A basis for digital devices

Claude Shannon connected *circuit design* with Boolean algebra in 1937.

" Possibly the most important, and also the most famous, master's thesis of the [20th]

Howard Gardner

Key idea. Can use Boolean algebra to systematically analyze circuit behavior.

#### A Symbolic Analysis of Relay and Switching Circuits

By CLAUDE E. SHANNON

circuits of complex electrical systems it is frequently recovery to make in- the form representing the simplest oirtricate interconnections of relay contacts smit. The circuit may then be immediand awitches. Examples of these circ ately drawn from the equations. By cuits occur in automatic telephone ex- this method it is always possible to find changes, industrial motor-control equip-ment, and in almost any circuits designed series and parallel connections, and in to perform complex operations automatically. In this paper a mathematical. sew type of connection. analysis of certain of the properties of ... Our notation is taken chiefly from such networks will be made. Furticular symbolic logic. Of the many systems in attention will be given to the problem of network southesis. Given certain char- which seems simplest and most suggestive asteristics, it is required to find a circuit. For our interpretation. Some of our ordinary numerical algebra. incorporating these characteristics. The phrascology, or node, mesh, felta, wys. solution of this type of problem is not - etc., is borrowed from ordinary network unique and methods of finding those particular circuits requiring the least sumher of relay contacts and switch blades. described for finding any number of cir-cuits equivalent to a given circuit in all marathar characteristics. It will be 2. s. 1+0=0+1=1 shown that several of the well-known theorems on impedance networks have roughly analogous theorems in soley cults. Notable among these are the dolta-way and star-most transformations,

and the duality theorem.

The method of attack on these probless may be described briefly as follows: any sincult is represented by a set of equations, the terms of the equations someopooding to the various relays and developed for manipulating these equations by simple mathematical processes, most of which are similar to ordinary algebraic algorisms. This calculus is shows to be exactly analogous to the calculus of propositions used in the sym-

1938, Vot. 17

bolic study of logic. For the synthesis N THE CONTROL and protective first written as a system of equations, and the equations are then manipulated into some cases the simplest circuit containing. In figure 1, the letter being the our

common use we have chosen the one

8. 1+1=1

 $b - 1 \cdot 1 = 1$ 

#### ADED POSTULATES

the circuit between any two terminals must be either open (infinite impedance) able, a function of time, will be sailed which differs from ordinary algebra is the the hindwane of the two-terminal cir. However, this embles great simplificacult a-b. The symbol 0 (nors) will be tions in the manipulation of them used to represent the biodrance of a symbols.

Shannow-Relay Circuits

rult. Thus when the circuit a h is onen  $X_{ab} = 1$  and when closed  $X_{ab} = 0$ Two bindrances  $X_{ab}$  and  $X_{ad}$  will be said to be equal if whenever the circuit whenever ad is closed, and is closed to mean the series connection of the two added together. Thus  $X_{st} + X_{st}$  is the are connected together. Similarly the races briefly X X will be defined to by connecting the circuits a-b and a-d in be represented in a circuit by the symbol Our notation is taken chiefly from 2 shows the interpretation of the plan algn and figure 3 the multiplication sign This choice of symbols makes the ess nipolation of hindranes very similar to

> It is evident that with the above definitions the following postulates will hold:

A stood eissuit in parallel with a closed circuit is a closed An open circuit in series with an open circuit is an open circuit. An open circuit in series with a closed circuit in

of the closed circuit) is an open circuit. A closed electic in parallel with an open electic in either order is a closed circuit.

A closed circuit in series with a closed rivesit is a closed

An open circuit in parallel with an open elevait is an open

theory for similar concepts in switching. These are sufficient to develop all the theorems which will be used in connection with eisouits containing only series and arranged in pairs to emphasize a duality sclationship between the operations of addition and multiplication and the quantities zero and one. Thus, if in raits containing only relay contacts and placed by one's and the multiplications unitabes, and therefore at any given time by additions and vice versa, the our by additions and vice versa, the cor-responding a postulate will result. This or closed (sero impedance). Let us us each theorem a dual theorem, it being sociate a symbol  $X_{ab}$  or excess simply  $X_{c}$  measuresy to prove only one to entablish with the terminals a and b. This variable. Let A both. The only one of these postulates



Claude Shannon 1916-2001

## ブール式(boolean expression)

#### Boolean expression → truth table

f(x, y, z) = (x And y) Or (Not(x) And z)



х	у	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Nand to Tetris / www.nand2tetris.org / Chanter 1 / Convright @ Noam Nican and Shimon Schocken

Slide 12

## ブール式(boolean expression)

#### Boolean expression **←** truth table

f(x, y, z) = (x And y) Or (Not(x) And z)



х	у	z	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Nand to Tetris / www.nand2tetris.org / Chanter 1 / Convright @ Noam Nisan and Shimon Schocken

Slide 13

## 正準表現

#### From truth table to a Boolean expression

х	у	z	f		
0	0	0	1		
0	0	1	0	(Not(x) And Not(y) And Not(z))	Or
0	1	0	1		
0	1	1	0	(Not(x) And y And Not(z))	Or
1	0	0	1	_	
1	0	1	0	(x And Not(y) And Not(z))	
1	1	0	0		
1	1	1	0	(Not(x) And Not(y) And Not(z)) Or (Not(x) And y And Not(z)) Or	
				(x  And Not(y)  And Not(z)) =	


Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken

Slide 18

## heade**正**準表現

## 組合せ論理回路設計(3)

■ 加法標準形(最小項展開)



## 正準表現

#### Theorem

<u>Lemma:</u> Any Boolean function can be represented using an expression containing And, Or And Not operations.

#### Proof:

Use the truth table to Boolean expression method

<u>Lemma:</u> Any Boolean function can be represented using an expression containing And and Not operations.

#### Proof:

(x Or y) = Not(Not(x) And Not(y))

Can we do better than this?

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright  $\ \odot$  Noam Nisan and Shimon Schocken

Slide 20

## Nand

#### • And $\circ$ Not

#### Nand

х	у	Nand
0	0	1
0	1	1
1	0	1
1	1	0

$$(x \text{ Nand } y) = \text{Not}(x \text{ And } y)$$

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken

Slide 21

#### Nand

#### Theorem (revisited)

<u>Lemma:</u> Any Boolean function can be represented using an expression containing And, Or And Not operations.

#### Proof:

Use the truth table to Boolean expression method

<u>Lemma:</u> Any Boolean function can be represented using an expression containing And and Not operations.

#### Proof:

(x Or y) = Not(Not(x) And Not(y))

<u>Theorem:</u> Any Boolean function can be represented using an expression containing Nand operations only.

#### Proof:

- Not(x) = (x Nand x)
- (x And y) = Not(x Nand y)

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken

Slide 22

## 入力のブール関数

•  $\circ$  n個のバイナリに対するブール 関数 $\mathbf{2}^{2^n}$ このブール関数が定義 される

Function	x	0	0	1	1
Function	у	0	1	0	1
Constant 0	0	0	0	0	0
And	$x \cdot y$	0	0	0	1
x And Not y	$x \cdot \overline{y}$	0	0	1	0
x	x	0	0	1	1
Not $x$ And $y$	$\bar{x} \cdot y$	0	1	0	0
у	y	0	1	0	1
Xor	$x \cdot \overline{y} + \overline{x} \cdot y$	0	1	1	0
Or	x + y	0	1	1	1
Nor	$\overline{x+y}$	1	0	0	0
Equivalence	$x \cdot y + \overline{x} \cdot \overline{y}$	1	0	0	1
Not y	$\overline{y}$	1	0	1	0
If y then x	$x + \overline{y}$	1	0	1	1
Not x	$\bar{x}$	1	1	0	0
If x then y	$\bar{x} + y$	1	1	0	1
Nand	$\overline{x \cdot y}$	1	1	1	0
Constant 1	1	1	1	1	1

Figure 1.2 All the Boolean functions of two variables.

## 1.1.2 論理ゲート

- gateはブール関数を実装するための物理ディバイスである。
  - n個の入力に対してmのバイナリを返すfを考えた場合、それを実装するゲートはn個の入力ピンにとm個の出力ピンを持つことになる。
  - このようなゲートも単純なゲートを組み合わせることで構成することができる。
  - ブール代数はいかなる技術を使ったとしても抽象化で切ることを表している
  - ブール代数と抽象化されたゲートについてのみ考えればよく、ハードウェアについては、プロに任せよう

footer text

## 基本ゲートと複合ゲート

- gateはブール関数を実装するための物理ディバイスである。
  - n個の入力に対してmのバイナリを返すfを考えた場合、それを実装するゲートはn個の入力ピンにとm個の出力ピンを持つことになる。
  - このようなゲートも単純なゲートを組み合わせることで構成することができる。
  - ブール代数はいかなる技術を使ったとしても抽象化で切ることを表している
  - ブール代数と抽象化されたゲートについてのみ考えればよく、ハードウェアについては、プロに任せよう


footer text

## <sup>header</sup>基本ゲートと複合ゲート

#### Switches and wires: a first level of abstraction

technology	"information"	switch
pneumatic	air pressure	
fluid	water pressure	
relay (now)	electric potential	

Amusing attempts that do not scale but prove the point




Real-world examples that prove the point

9

## 基本ゲート と 複合ゲート

- And(a,b,c) の実装を考える
  - a\*b\*c とブール代数を使うとかける

#### Chapter 1



**figure 1.4** Composite implementation of a three-way And gate. The rectangle on the relefines the conceptual boundaries of the gate interface.

#### Xor のれい

\_

$$Or(And(a,Not(b)),And(Not(a),b))$$
 とかける

## つまり

- インターフェースは一つしか存在しないが、実装方法はたくさんある
  - なるべくゲートが少なくなるよう に実装しましょう

#### Boolean Logic





Figure 1.5 Xor gate, along with a possible implementation.

## 1.1.4 ハードウェア記述言語(HDL)

- これらのゲートを実際に作りたい
  - 大変そう
- HDLを使って回路を設計しよう
  - テストが簡単
  - = hardware simulatorを使って HDLで書かれたプログラムを入力として読み込み、メモリ上にそのプログラムで指定された回路を表現する。
    - その回路に対してテストを走らせて動いてるかどうか確認する

footer text

## 1.1.4 ハードウェア記述言語(HDL)



HDL program (Xor.hdl)	Test script (Xor.tst)	Output file (Xor.out)
<pre>/* Xor (exclusive or) gate:     If a&lt;&gt;b out=1 else out=0. */ CHIP Xor {     IN a, b;     OUT out;     PARTS:     Not(in=a, out=nota);     Not(in=b, out=notb);     And(a=a, b=notb, out=w1);     And(a=nota, b=b, out=w2);     Or(a=w1, b=w2, out=out); }</pre>	load Xor.hdl, output-list a, b, out; set a 0, set b 0, eval, output; set a 0, set b 1, eval, output; set a 1, set b 0, eval, output; set a 1, set b 1, eval, output;	a   b   out 0   0   0 0   1   1 1   0   1 1   1   0

## ハードウェアシュミレータをダウンロードしよう


TODO

## 課題

#### Project 1

Given: Nand

Goal: Build the following gates:



Why these 15 particular gates?

· Commonly used gates

· Comprise all the elementary logic gates needed to build our computer.

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken

Slide 54

#### Nand

#### 1.2.1 The Nand Gate

The starting point of our computer architecture is the Nand gate, from which all other gates and chips are built. The Nand gate is designed to compute the following Boolean function:

a	b	Nand(a, b)
0	0	1
0	1	1
1	0	1
1	1	ll 0

Throughout the book, we use "chip API boxes" to specify chips. For each chip, the API specifies the chip name, the names of its input and output pins, the function or operation that the chip effects, and an optional comment.

Chip name: Nand
Inputs: a, b
Outputs: out

Function: If a=b=1 then out=0 else out=1

Comment: This gate is considered primitive and thus there is

no need to implement it.

#### Not

#### 1.2.2 Basic Logic Gates

Some of the logic gates presented here are typically referred to as "elementary" or "basic." At the same time, every one of them can be composed from Nand gates alone. Therefore, they need not be viewed as primitive.

Not The single-input Not gate, also known as "converter," converts its input from 0 to 1 and vice versa. The gate API is as follows:

Chip name: Not
Inputs: in
Outputs: out
Function: If in=0 then out=1 else out=0.

And The And function returns 1 when both its inputs are 1, and 0 otherwise.

```
Chip name: And
Inputs: a, b
Outputs: out
Function: If a=b=1 then out=1 else out=0.
```

Or The Or function returns 1 when at least one of its inputs is 1, and 0 otherwise.

```
Chip name: Or
Inputs: a, b
Outputs: out
Function: If a=b=0 then out=0 else out=1.
```

**Xor** The Xor function, also known as "exclusive or," returns 1 when its two inputs have opposing values, and 0 otherwise.

```
Chip name: Xor
Inputs: a, b
Outputs: out
Function: If a ≠ b then out=1 else out=0.
```

## MUX

Chip name: Mux

Inputs: a, b, sel

Outputs: out

Function: If sel=0 then out=a else out=b.

#### Boolean Logic

a	b	sel	out	sel	out
0	0	0	0	0	a
0	1	0	0	1	b
1	0	0	1	_	
1	1	0	1	a →	
0	0	1	0	Mux	>→ out
0	1	1	1	b —	
1	0	1	0		
1	1	1	1	sel	

#### **DMUX**




Figure 1.9 Demultiplexor.

**Demultiplexor** A demultiplexor (figure 1.9) performs the opposite function of a multiplexor: It takes a single input and channels it to one of two possible outputs according to a selector bit that specifies which output to chose.

```
Chip name: DMux
Inputs: in, sel
Outputs: a, b
Function: If sel=0 then {a=in, b=0} else {a=0, b=in}.
```

## 多ビットの基本ゲート

- コンピュータのハードウェアはバスと呼ばれる旅っとの配列を操作するように設計されているのが一般的である
- 16ビットのコンピュータを作るので16ビットの入力

footer text

## 多ビットの基本ゲート

**Multi-Bit Not** An *n*-bit Not gate applies the Boolean operation Not to every one of the bits in its *n*-bit input bus:

```
Chip name: Not16
Inputs: in[16] // a 16-bit pin
Outputs: out[16]
Function: For i=0..15 out[i]=Not(in[i]).
```

**Multi-Bit And** An *n*-bit And gate applies the Boolean operation And to every one of the *n* bit-pairs arrayed in its two *n*-bit input buses:

```
Chip name: And16
Inputs: a[16], b[16]
Outputs: out[16]
Function: For i=0..15 out[i]=And(a[i],b[i]).
```

**Multi-Bit Or** An n-bit Or gate applies the Boolean operation Or to every one of the n bit-pairs arrayed in its two n-bit input buses:

```
Chip name: Or16
Inputs: a[16], b[16]
Outputs: out[16]
Function: For i=0..15 out[i]=Or(a[i],b[i]).
```

## 多ビットの基本ゲート

Boolean Logic

**Multi-Bit Multiplexor** An n-bit multiplexor is exactly the same as the binary multiplexor described in figure 1.8, except that the two inputs are each n-bit wide; the selector is a single bit.

```
Chip name: Mux16
Inputs: a[16], b[16], sel
Outputs: out[16]
Function: If sel=0 then for i=0..15 out[i]=a[i]
else for i=0..15 out[i]=b[i].
```

#### 1.2.4 Multi-Way Versions of Basic Gates

Many 2-way logic gates that accept two inputs have natural generalization to multiway variants that accept an arbitrary number of inputs. This section describes a set of multi-way gates that will be used subsequently in various chips in our computer architecture. Similar generalizations can be developed for other architectures, as needed.

**Multi-Way Or** An *n*-way Or gate outputs 1 when at least one of its *n* bit inputs is 1, and 0 otherwise. Here is the 8-way variant of this gate:

```
Chip name: Or8Way
Inputs: in[8]
Outputs: out
Function: out=Or(in[0],in[1],...,in[7]).
```

Multi-Way/Multi-Bit Multiplexor An m-way n-bit multiplexor selects one of m n-bit input buses and outputs it to a single n-bit output bus. The selection is speci-

## headerをすのた

#### 24 Chapter 1




Figure 1.10 4-way multiplexor. The width of the input and output buses may vary.

```
Chip name: Mux4Way16
Inputs: a[16], b[16], c[16], d[16], sel[2]
Outputs: out[16]
Function: If sel=00 then out=a else if sel=01 then out=b
else if sel=10 then out=c else if sel=11 then out=d
Comment: The assignment operations mentioned above are all
16-bit. For example, "out=a" means "for i=0..15
out[i]=a[i]".
```

Boolean Logic

sel[1]	sel[0]	a	b	c	d	
0	0	in	0	0	0	in 4-way DMux
0	1	0	in	0	0	Thinds L
1	0	0	0	in	0	
1	1	0	0	0	in	
						sel[1] sel[0]

Figure 1.11 4-way demultiplexor.

```
Chip name: DMux4Way
Inputs: in, sel[2]
Outputs: a, b, c, d
Function: If sel=00 then {a=in, b=c=d=0}
else if sel=01 then {b=in, a=c=d=0}
else if sel=10 then {c=in, a=b=d=0}
else if sel=11 then {d=in, a=b=c=0}.
```

# そのた Good luck

header text