# Practical Manual Lab: DSD

(EE-330)

# **Electronics and Communication Engg. (ECE/CSE)**



# RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029

# **EXPERIMENT 1**

#### Aim:-

Write the vhdl code and simulate it for the following gates.

- i) Two i/p AND Gates.
- ii) Two i/p OR Gates.
- iii) Two i/p NAND Gates
- iv) Two i/p NOR Gates.
- v) Two i/p EX-OR Gates.
- vi) NOT Gates.


#### SPECIFICATION OF APPARATIUS USED:-

Mentor graphics FPGA advantage software modelsim simulation tool.

#### Program:-

i) Behavior Model if two i/p AND Gate.

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity and 2 is
Port (a, b: in bit; z: out bit);
End and2;
Architecture beh of and2 is
Begin process (a, b)
Begin
If (a='0' and b='0') then
Z <= '0';
ElsIf (a='0' and b='1') then
Z <= '0';
ElsIf (a='1' and b='0') then
Z <= '0';
ElsIf (a='1' and b='1') then
Z<='1';
End if;
End process;
End beh;
```




#### TRUTH TABLE

a	b	Z
0	0	0
0	1	0
1	0	0
1	1	1

Logic Equation: Z=a AND b

# ii) Behavior Model if two i/p OR Gates

Library IEEE; Use IEEE.std\_logic\_1164.all; Use IEEE.std\_logic\_arith.all; Entity OR\_2 is Port (a, b: in bit; z: out bit); End OR\_2; Architecture OR\_2\_beh of OR\_2 is Begin process (a,b) Begin If (a='0' and b='0') then Z<='0'; Elsif (a='0' and b='1') then Z<='1'; Elsif (a='1' and b='0') then Z <= '1';Elsif (a='1' and b='1') then Z <= '1';End if; End process; End OR\_2\_beh;



OR\_2


#### **TRUTH TABLE**

a	b	Z
0	0	0
0	1	1
1	0	1
1	1	1

Logic Equation: Z=a OR b

# iii) Behavior Model if two i/p NAND Gate

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity NAND_2 is
Port (a, b: in bit; z: out bit);
End NAND_2;
Architecture NAND_2_beh of NAND_2 is
Begin process (a, b)
Begin
If (a='0') and b='0') then
Z <= '1';
Elsif (a='0' and b='1') then
Z <= '1';
Elsif (a='1' and b='0') then
Z<='1';
Elsif (a='1' and b='1') then
Z <= '0';
End if;
End process;
End NAND_2_beh;
```




NAND\_2
TRUTH TABLE

a	b	Z
0	0	1
0	1	1
1	0	1
1	1	0

**Logic Equation:** Z=a AND b

# iv) Behavior Model if two i/p NOR Gates

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity NOR_2 is
Port (a, b: in bit; z: out bit);
End NOR_2;
Architecture NOR_2_beh of NOR_2 is
Begin process (a, b)
Begin
If (a='0') and b='0') then
Z<='1';
Elsif (a='0' and b='1') then
Z <= '0';
Elsif (a='1' and b='0') then
Z<='0';
Elsif (a='1' and b='1') then
Z<='0';
End if;
End process;
End NOR_2_beh;
```



NOR\_2

#### TRUTH TABLE


a	b	Z
0	0	1
0	1	0
1	0	0
1	1	0

Logic Equation: Z=a OR b

End EXOR\_2\_beh;

# (iv)Behavior Model if two i/p EX-OR Gates

```
Library IEEE;
Use IEEE.std_logic_1164_all;
Use IEEE.std_logic_arith_all;
Entity EXOR_2 is
Port (a, b: in bit; z: out bit);
End EX-OR_2;
Architecture EXOR_2_beh of EXOR_2 is
Begin
Process (a, b)
Begin
If (a='0' and b='0') then
Z <= '0';
Elsif (a='0' and b='1') then
Z<='1';
Elsif (a='1' and b='0') then
Z<='1';
Elsif (a='1' and b='1') then
Z <= '0';
End if;
End process;
```



EX-OR\_2

#### TRUTH TABLE

a	b	Z
0	0	0
0	1	1
1	0	1
1	1	0

**Logic Equation: Z**= a EX-OR b

#### v) Behavior Model of NOT Gate

Library IEEE;
Use IEEE.std\_logic\_1164\_all;
Use IEEE.std\_logic\_arith\_all;
Entity NOT\_2 is

Port (a: in bit; z: out bit); End NOT\_2;

Architecture EXOR\_2\_beh of EXOR\_2 is

Begin

Process (a)

Begin

If (a='0') then

Z<='1';


Elsif (a='1') then

Z<='0';

End if;

End process;

End NOT\_2\_beh;



# **Precautions:-**

Make sure that there is no syntax and semantic error.

# **Result:-**

All the VHDL codes of AND, OR, NAND, NOR, EX-OR and NOT gates are simulated and find correct

# **EXPERIMENT 2**

#### Aim:-


Write the VHDL code and simulate it for Comparator.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

# Program:-

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity CMP_2 is
Port (a, b: in bit; ALB, AGB, AEB: out bit);
End CMP_2;
Architecture CMP_2_beh of CMP_2 is
Begin
Process (a, b)
Begin
If (a='0' and b='0') then
ALB<='0';
AGB<='0';
AFB<='1';
Elsif (a='0' and b='1') then
ALB<='1';
AGB<='0';
AFB<='0';
Elsif (a='1' and b='0') then
ALB<='0';
AGB<='1';
AFB<='0';
Elsif (a='1' and b='1') then
ALB<='0';
AGB<='0';
AFB<='1';
End if;
End process;
End CMP_2_beh;
```



# **Precautions:-**

Make sure that there is no syntax and semantie error.

# **Result:-**

All the VHDL codes of 1- bit Comparator is simulated and synthesized.

# Aim:-

Write a program for behavior model of 4- bit Comparator

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

# Program:-

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity COM_2 is
Port (a, b: in bit_Vector (3 down to 0); z: out bit_vector (2 down to 0));
End COM_2;
Architecture COM 2 beh of COM 2 is
Begin
Process (a, b)
Begin
If (a=b) then
Z<='100';
Elsif (a<b) then
Z <= '010';
Elsif (a>b) then
Z<='001';
End if;
End process;
End COM_2_beh;
```

#### **Precautions:-**

Make sure that there is no syntax and semantie error.

#### **Result:-**

All the VHDL codes of 4- bit Comparator is simulated and synthesized.


#### Aim:-

Write the VHDL code and simulate it for 4:1 mux and 4:1 demultiplexer.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor graphics FPGA advantage software modelsim simulation tool.

```
Program: - Multiplexer's Behavior Model
 Library IEEE;
  Use IEEE.std_logic_1164.all;
 Use IEEE.std_logic_arith.all;
  Entity MUX_2 is
  Port (i0, i1, i2, i3, s0, s1: in bit; z: out bit);
  End MUX_2;
  Architecture MUX_2_beh of MUX_2 is
  Begin
  Process (so, s1)
  Begin
  If (s1='0') and s0='0') then
  Z<='i0':
  Elsif (s1='0' and s0='1') then
  Z<='i1';
  Elsif (s1='1' and s0='0') then
  Z<='i2';
  Elsif (s1='1' and s0='1') then
  Z \le i3';
  End if;
  End process;
  End MUX_2_beh;
```



Select Input's		Output
S1	S0	Y
0	0	10
0	1	I1
1	0	I2
1	1	I3

# Truth table of 4-to-1 Multiplexer

# **Program:** - Behavior Model of Demultiplexer (1 to 4)

Library IEEE;

Use IEEE.std\_logic\_1164\_all;

Use IEEE.std\_logic\_arith\_all;

Entity DEMUX\_2 is

Port (a, s0, s1: in bit; z: out bit\_vector (3 down to 0));

End DEMUX\_2;

Architecture DEMUX\_2\_beh of DEMUX\_2 is

Begin

Process (so, s1)

Begin

If (s1='0') and s0='0') then

```
Z(0) \le a;
Z(1) \le 0;
Z(2) \le 0;
Z(3) \le 0;
Elsif (s1='0' and s0='1') then
Z(0) <='0';
Z(1) \le a;
Z(2) \le 0;
Z(3) \le 0;
Elsif (s1='1' and s0='0') then
Z(0) \le 0;
Z(1) \le 0;
Z(2) \le a;
Z(3) \le 0';
Elsif (s1='1' and s0='1') then
Z(0) \le 0;
Z(1) \le 0;
Z(2) \le 0;
Z(3) <=a;
End if;
End process;
End DEMUX_2_beh;
```

#### **Precautions:-**

Make sure that there is no syntax and semantic error.

#### **Result:-**

- A) All the VHDL codes of 4 to 1 Multiplexer is simulated and synthesized.
- B) All the VHDL codes of 4 to 1 Demultiplexer is simulated and synthesized.

#### Aim:-


Write a program for behavior model of BCD to Seven Segment Decoder.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

# Program:-


```
Library IEEE;
 Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
 Entity BCD_2 is
 Port (b: in bit_Vector (3 down to 0); z: out bit_vector (6 down to 0));
 End BCD_2;
 Architecture BCD_2_beh of BCD_2 is
 Begin
 Process (b)
 Begin
 Case B is
 When "0000"=>
 S<="1111110";
 When "0001"=>
 S<="0110000";
 When "0010'=>
 S <="1101101";
 When "0011"=>
 S<="1111001";
 When "0110"=>
 S<="1011111";
 When"0111"=>
 S<="1110000";
 When"1000"=>
 S<="1111111";
 When"1001"=>
 S<="1110011";
 When other =>
 S<="000000";
 End case;
 End process;
 End BCD_Beh;
```



BCD Input's		Out	tput's				
ABCD	a l	o c	d	e f	g		
0 0 0 0	1	1	1	1	1	1	0
0 0 0 1	0	1	1	0	0	0	0
0 0 1 0	1	1	0	1	1	0	1
0 0 1 1	1	1	1	1	0	0	1
0 1 0 0	0	1	1	0	0	1	1
0 1 0 1	1	0	1	1	0	1	1
0 1 1 0	1	0	1	1	1	1	0
0 1 1 1	1	1	1	0	0	0	0
1 0 0 0	1	1	1	1	1	1	1
1 0 0 1	1	1	1	1	0	1	1

Truth table of BCD-to-Seven Segment Decoder

# Wave Form of BCD-to-Seven Segment Decoder:-



# **Precautions:-**

Make sure that there is no syntax and semantie error.

#### **Result:-**

All the VHDL codes of BCD to Seven Segment is simulated and synthesized.

#### Aim:-

Write a VHDL program for behavior model of PIPO.


#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.


# Program:-

```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity PIPO 2 is
Port (Pr, Cr, Clk: in bit; D: is bit_vector (2 down to 0); Q: out bit_vector (2 down to 0));
End PIPO_2;
Architecture PIPO_2_beh of PIPO_2 is
Begin
Process (Pr, Cr, Clk, D)
Begin
If (Pr='0' and Cr='1') then
O<='111';
Elsif (Pr='1' and Cr='0') then
Q \le 000;
Elsif (Pr='0' and Cr='1') then
Q<='0';
Elsif (Pr='1' and Cr='1') then
Q<='111';
Elsif (Pr='1' and Cr='1' and Clk='0' and Clk's event) then
O<='D;
End if;
End process;
End PIPO_2_beh;
```

# **Block diagram of 4-bit Parallel in Parallel out Register**



# Waveform of 4-bit Parallel in Parallel Out Register:-



# **Precautions:-**

Make sure that there is no syntax and semantie error.

#### **Result:-**

All the VHDL codes of PIPO is simulated and synthesized.

# Aim:-

Write VHDL programs for the following Circuit, check the wave forms and hardware generated.

- A. Half Adder.
- **B.** Full Adder.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

# Program: -

# A). Behavior Model of Half Adder:-

```
Library IEEE;
 Use ieee.std_logic_1164.all;
Use ieee.std_logic_arith.all;
 Entity HA_2 is
 Port (a, b: in bit; s, c: out bit);
 End HA_2;
 Architecture HA_2_beh of HA_2 is
 Begin
 Process (a, b)
 Begin
 If (a='0' and b='0') then
 S <= '0';
 C<='0':
 Elsif (a='0' and b='1') then
 S <= '1';
 C <= '0';
 Elsif (a='1' and b='0') then
 S <= '1';
 C <= '0':
 Elsif (a='1' and b='1') then
 S <= '0';
 C <= '1';
 End if;
 End process;
End HA_2_beh;
```

# B) Behavior Model of FULL Adder:-

Library IEEE;

Use ieee.std\_logic\_1164.all;

Use ieee.std\_logic\_arith.all;

Entity FA\_2 is

Port (a, b, cin: in bit; s, c: out bit);

End FA\_2;

Architecture FA\_2\_beh of FA\_2 is

Begin

Process (a, b,cin)

Begin


S<=a XOR B XOR Cin;

C<= (a and b) OR (a and cin) OR (b and cin);

End process;

End FA\_2\_beh;


#### **EXPERIMENTAL SET UP:-**



	Inpu	t's		Output's	
$\mathbf{A}$	В	Cin		S C	
0		0	0	0	0
0		0	1	1	0
0		1	0	1	0
0		1	1	0	1
1		0	0	1	0
1		0 _	1	0	1
1		1	0	0	1
1		1	1	1	1

#### **Truth table of Full Adder**

# **Wave Form:-**



# **Precautions:-**

Make sure that there is no syntax and semantic error.

#### **Result:-**

- A) All the VHDL codes of Half Adder is simulated and synthesized.
- B) All the VHDL codes of Full Adder is simulated and synthesized.

#### Aim:-

Write VHDL programs for ALU.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

#### Program: -

#### Behavior Model of ALU.

```
Library IEEE;
 Use ieee.std logic 1164.all;
Use ieee.std_logic_arith.all;
 Entity ALU_2 is
 Port (p, q: in bit_vector (3 down to 0); s: in bit_vector (2 down to 0); f: in bit_vector (3 down to
 (0);
 End ALU_2;
 Architecture ALU_2_beh of ALU_2 is
 Function of "+"
 Function add (a, b: bit_vector (2 down to 0)
 Return bit vector is
 Variable cout: bit;
 Variable cin: bit:
 Variable sum: bit_vector (2 down to 0);
 Begin
 For i: in 0 to 2 loop
 Sum (i): a (i) XOR b (i) XOR Cin;
 Cout: = (a (i) and b (i)) OR (b (i) and Cin) OR (Cin And a (i));
 Cin: = Cout
 End loop;
 Return sum;
 End "+"
 -- function of subtraction of 2 bit array
 Function "-"(a, b: bit_vector (3 down to 0
 Return bit vector is
 Variable cout: bit;
 Variable Cin: bit='0';
 Variable diff (i): bit vector (3 down to 0);
 Begin
 For I in 0 to 3 loop
 Cout: = ((not a (i) and b (i)) or ((b (i) and cin)) or ((not a (i) and cin));
 Diff (i):= a (i) xor b (i) xor cin;
```

Cin: = cout; End loop; Return diff (i); End "-";

Begin

Process (p, q, and s)

Begin

Case s is

When "000"=>

F<= "0000";

When "001" =>

F = q-p;

When "010"=>

F = p-q;

When "001"=>

F = p+q;

When "100"=>

F = p and q;

When "101"=>

 $F \le p \text{ xor } q;$ 

When "110"=>

 $F \le p \text{ or } q$ :


When "111" =>

F<= "1111";

End case;

End process;


End ALU\_Beh;



Operation **Select Input** Output S2 S1 S0 F 0000 0 0 0 **CLEAR** Q - PQ – P 0 1 0 P - Q0 0 P - Q1 1 ADD P + Q1 XOR P XOR Q 1 0 0 1 P OR Q 0 OR 0 AND P AND Q 1 1 **PRESET** 1111 1 1

**Function Table of ALU(74381)** 

# Waveform of ALU:-



# **Precautions:-**

Make sure that there is no syntax and semantic error.

# **Result:-**

All the VHDL codes of ALU is simulated & synthesized.

# Aim:-


Write a VHDL program for behavior model of D Flip-Flop.

#### SPECIFICATION OF APPARATIUS USED:-

Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

# Program:-


```
Library IEEE;
 Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
 Entity DIFF_2 is
 Port (Pr, Cr, Clk: in bit; D: is bit_vector (2 down to 0); Q: out bit_vector (2 down to 0));
 End DIFF_2;
 Architecture DIFF_2_beh of DIFF_2 is
 Begin
 Process (Pr, Cr, Clk, D)
 Begin
 If (Pr='0' and Cr='1') then
 Q <= '1';
 Elsif (Pr='1' and Cr='0') then
 Q <= '0';
 Elsif (Pr='1' and Cr='1' and Clk='0' and Clk's event) then
 Q \le D;
 End if;
 End process;
 End DIFF_2_beh;
```



PR	CR	D(i/p)	Output Q(t+1)
0	0	X	1
0	1	X	1
1	0	X	0
1	1	0	0
1	1	1	1

Truth table of D flip-flop

# Waveforms of D flip flop:-



# **Precautions:-**

Make sure that there is no syntax and semantic error.

# **Result:-**

All the VHDL codes of D-Flip-Flop is simulated & synthesized.

# Aim:-

Write a VHDL program for behavior model of 3- Bit UP Counter.

#### SPECIFICATION OF APPARATIUS USED:-


Mentor Graphics FPGA Advantage Software Modelsim Simulation Tool.

#### Program:-


```
Library IEEE;
Use IEEE.std_logic_1164.all;
Use IEEE.std_logic_arith.all;
Entity COUNTER_2 is
Port (Pr, Cr, Clk, t: in bit; Q: out bit_vector (0 to 2));
End DIFF_2;
Architecture COUNTER 2 beh of COUNTER 2 is
Function of "+"
Function add (a, b: bit_vector (0 down to 2))
Return bit_vector is
Variable cout: bit;
Variable cin: bit: = '0';
Variable sum: bit vector (0 to 2):= "000";
Begin
For i: in 0 to 2 loop
Cout: = (a (i) and b (i)) OR (b (i) and Cin) OR (Cin And a (i));
Sum (i): a (i) XOR b (i) XOR Cin;
Cin: = Cout
End loop;
Return sum;
End "+":
Begin
Process (Clk, Pr, Cr)
Begin
If (Pr='0' and Cr='1') then
Q \le '111';
Elsif (Pr='1' and Cr='0') then
Q \le '000';
Elsif (Pr='1' and Cr='1' and Clk='0' and Clk's event) then
O<=Q+"000";
```

End if; End process; End COUNTER \_2\_beh

# **EXPERIMENTAL SET UP:-**



# Waveform of 3-bit Up Counter:-



# **Precautions:-**

Make sure that there is no syntax and semantic error.

**Result: -** All the VHDL codes of D-Flip-Flop is simulated & synthesized.