



ModelSim® User's Manual

Software Version 6.5e

© 1991-2010 Mentor Graphics Corporation
All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS CORPORATION HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

RESTRICTED RIGHTS LEGEND 03/97

U.S. Government Restricted Rights. The SOFTWARE and documentation have been developed entirely at private expense and are commercial computer software provided with restricted rights. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement provided with the software pursuant to DFARS 227.7202-3(a) or as set forth in subparagraph (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable.

Contractor/manufacturer is:

Mentor Graphics Corporation

8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.

Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210

Website: www.mentor.com

TRADEMARKS: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other third parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the respective third-party owner. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: www.mentor.com/terms_conditions/trademarks.cfm.

Table of Contents

Chapter 1	
Introduction.....	29
Operational Structure and Flow.....	29
Simulation Task Overview	31
Basic Steps for Simulation.....	32
Step 1 — Collect Files and Map Libraries	32
Step 2 — Compile the Design	33
Step 3 — Load the Design for Simulation	34
Step 4 — Simulate the Design	34
Step 5 — Debug the Design	35
Modes of Operation	35
Command Line Mode.....	36
Batch Mode.....	36
Definition of an Object	37
Standards Supported	37
Assumptions.....	38
Text Conventions.....	38
Installation Directory Pathnames.....	38
Deprecated Features, Commands, and Variables	38
Chapter 2	
Graphical User Interface	41
Design Object Icons and Their Meaning.....	43
Setting Fonts	43
Using the Find and Filter Functions	44
Using the Find Options Popup Menu	47
User-Defined Radices	47
Using the radix define Command.....	47
Saving and Reloading Formats and Content	50
Main Window	50
Elements of the Main Window	50
Rearranging the Main Window.....	56
Common Windows	57
Navigating in the Main Window	58
Main Window Toolbar	58
Processes Window	76
Displaying the Processes Window	77
Viewing Data in the Processes Window.....	77
Post-Processing Mode.....	81
Create Textual Process Report	82
Call Stack Window	83
Class Tree Window	84

Displaying the Class Tree Window	84
GUI Elements of the Class Tree Window	85
Class Graph Window	86
Displaying the Class Graph Window	87
GUI Elements of the Class Graph Window	88
Dataflow Window	88
FSM List Window	89
GUI Elements of the FSM List Window	90
FSM Viewer Window	91
FSM Viewer Window Tasks	92
GUI Elements of the FSM Viewer Window	93
List Window	95
Displaying the List Window	95
Viewing Data in the List Window	96
GUI Elements of the List Window	96
Locals Window	98
Displaying the Locals Window	99
Viewing Data in the Locals Window	99
GUI Elements of the Locals Window	99
Memory and Memory Data Windows	100
Associative Arrays in Verilog/SystemVerilog	102
Viewing Single and Multidimensional Memories	102
Viewing Packed Arrays	103
Viewing Memory Contents	103
Saving Memory Formats in a DO File	104
Direct Address Navigation	104
Splitting the Memory Contents Window	104
Message Viewer Window	105
Objects Window	111
Filtering the Objects List	111
Filtering by Name	111
Filtering by Signal Type	112
Source Window	112
Opening Source Files	113
Displaying Multiple Source Files	114
Dragging and Dropping Objects into the Wave and List Windows	114
Setting your Context by Navigating Source Files	115
Using Language Templates	117
Setting File-Line Breakpoints with the GUI	120
Adding File-Line Breakpoints with the bp Command	120
Modifying File-Line Breakpoints	121
Checking Object Values and Descriptions	123
Marking Lines with Bookmarks	123
Performing Incremental Search for Specific Code	124
Customizing the Source Window	124
Structure Window	125
Structure Window Tasks	126
GUI Elements of the Structure Window	127
Transcript Window	128

Table of Contents

Displaying the Transcript Window	128
Viewing Data in the Transcript Window	128
Transcript Window Tasks	128
GUI Elements of the Transcript Window	130
Watch Window	131
Adding Objects to the Watch Window	133
Expanding Objects to Show Individual Bits	133
Grouping and Ungrouping Objects	134
Saving and Reloading Format Files	135
Wave Window	135
Wave Window Panes	136
Objects You Can View in the Wave Window	142
Wave Window Toolbar	143
Chapter 3 Protecting Your Source Code	145
Usage Models for Protecting Verilog Source Code	145
Delivering IP Code with Undefined Macros	146
Delivering IP Code with User-Defined Macros	148
Delivering Protected Verilog IP with `protect	151
Usage Models for Protecting VHDL Source Code	154
Using ModelSim Default Encryption for VHDL	154
User-Selected Encryption for VHDL	156
Using raw Encryption for VHDL	157
Encrypting Several Parts of a VHDL Source File	158
Using Portable Encryption for Multiple Simulators	160
Protecting Source Code Using -nodebug	161
Encryption and Encoding Methods	162
Creating an Encryption Envelope	163
Protection Expressions	166
Using Public Encryption Keys	167
Using the Mentor Graphics Public Encryption Key	167
Compiling a Design with +protect	169
Chapter 4 Projects	171
What are Projects?	171
What are the Benefits of Projects?	171
Project Conversion Between Versions	172
Getting Started with Projects	172
Step 1 — Creating a New Project	173
Step 2 — Adding Items to the Project	174
Step 3 — Compiling the Files	175
Step 4 — Simulating a Design	178
Other Basic Project Operations	180
The Project Window	180
Sorting the List	181
Creating a Simulation Configuration	181

Organizing Projects with Folders	183
Adding a Folder	183
Specifying File Properties and Project Settings	185
File Compilation Properties	185
Project Settings	187
Accessing Projects from the Command Line	188
Chapter 5	
Design Libraries	189
Design Library Overview	189
Design Unit Information	189
Working Library Versus Resource Libraries	189
Archives	190
Working with Design Libraries	190
Creating a Library	191
Managing Library Contents	191
Assigning a Logical Name to a Design Library	192
Moving a Library	194
Setting Up Libraries for Group Use	194
Specifying Resource Libraries	195
Verilog Resource Libraries	195
VHDL Resource Libraries	195
Predefined Libraries	196
Alternate IEEE Libraries Supplied	196
Regenerating Your Design Libraries	196
Importing FPGA Libraries	197
Protecting Source Code	198
Chapter 6	
VHDL Simulation	199
Basic VHDL Usage	199
Compilation and Simulation of VHDL	199
Creating a Design Library for VHDL	199
Compiling a VHDL Design—the vcom Command	200
Simulating a VHDL Design	202
Differences Between Versions of VHDL	203
Simulator Resolution Limit for VHDL	205
Default Binding	206
Delta Delays	207
Using the TextIO Package	210
Syntax for File Declaration	210
Using STD_INPUT and STD_OUTPUT Within ModelSim	211
TextIO Implementation Issues	211
Writing Strings and Aggregates	211
Reading and Writing Hexadecimal Numbers	212
Dangling Pointers	212
The ENDLINE Function	213
The ENDFILE Function	213

Table of Contents

Using Alternative Input/Output Files	213
Flushing the TEXTIO Buffer	214
Providing Stimulus	214
VITAL Usage and Compliance	214
VITAL Source Code	214
VITAL 1995 and 2000 Packages	214
VITAL Compliance	215
Compiling and Simulating with Accelerated VITAL Packages	215
VHDL Utilities Package (util)	216
get_resolution	216
init_signal_driver()	217
init_signal_spy()	217
signal_force()	217
signal_release()	217
to_real()	217
to_time()	218
Modeling Memory	219
Examples of Different Memory Models	220
Affecting Performance by Cancelling Scheduled Events	229

Chapter 7	
Verilog and SystemVerilog Simulation	231
Standards, Nomenclature, and Conventions	231
Basic Verilog Usage	232
Verilog Compilation	232
Creating a Working Library	233
Invoking the Verilog Compiler	233
Incremental Compilation	235
Library Usage	237
SystemVerilog Multi-File Compilation	239
Verilog-XL Compatible Compiler Arguments	240
Verilog-XL uselib Compiler Directive	241
Verilog Configurations	244
Verilog Generate Statements	245
Verilog Simulation	246
Simulator Resolution Limit (Verilog)	246
Event Ordering in Verilog Designs	249
Debugging Event Order Issues	252
Debugging Signal Segmentation Violations	254
Negative Timing Checks	256
Verilog-XL Compatible Simulator Arguments	265
Using Escaped Identifiers	265
Cell Libraries	266
SDF Timing Annotation	267
Delay Modes	267
System Tasks and Functions	268
IEEE Std 1364 System Tasks and Functions	268
SystemVerilog System Tasks and Functions	271

System Tasks and Functions Specific to the Tool	272
Verilog-XL Compatible System Tasks and Functions	276
Compiler Directives	279
IEEE Std 1364 Compiler Directives	279
Verilog-XL Compatible Compiler Directives	280
Verilog PLI/VPI and SystemVerilog DPI	281
Standards, Nomenclature, and Conventions	281
Chapter 8	
Recording Simulation Results With Datasets	283
Saving a Simulation to a WLF File	284
WLF File Parameter Overview	285
Limiting the WLF File Size	286
Opening Datasets	287
Viewing Dataset Structure	288
Structure Tab Columns	289
Managing Multiple Datasets	290
GUI	290
Command Line	290
Restricting the Dataset Prefix Display	291
Saving at Intervals with Dataset Snapshot	292
Collapsing Time and Delta Steps	293
Virtual Objects	294
Virtual Signals	295
Virtual Functions	296
Virtual Regions	297
Virtual Types	297
Chapter 9	
Waveform Analysis	299
Objects You Can View	299
Wave Window Overview	299
Wave Window Panes	300
List Window Overview	301
Adding Objects to the Wave or List Window	302
Adding Objects with Drag and Drop	302
Adding Objects with Menu Selections	302
Adding Objects with a Command	303
Adding Objects with a Window Format File	303
Measuring Time with Cursors in the Wave Window	303
Cursor and Timeline Toolbox	304
Working with Cursors	306
Understanding Cursor Behavior	307
Jumping to a Signal Transition	307
Linking Cursors	308
Setting Time Markers in the List Window	309
Working with Markers	309
Expanded Time in the Wave and List Windows	309

Table of Contents

Expanded Time Terminology	310
Recording Expanded Time Information	311
Viewing Expanded Time Information in the Wave Window	311
Selecting the Expanded Time Display Mode	315
Switching Between Time Modes	316
Expanding and Collapsing Simulation Time	316
Expanded Time Viewing in the List Window	317
Zooming the Wave Window Display	319
Zooming with the Menu, Toolbar and Mouse	320
Saving Zoom Range and Scroll Position with Bookmarks.	321
Searching in the Wave and List Windows.	322
Finding Signal Names.	322
Searching for Values or Transitions	323
Using the Expression Builder for Expression Searches	324
Formatting the Wave Window.	327
Setting Wave Window Display Preferences.	327
Formatting Objects in the Wave Window	329
Dividing the Wave Window	330
Splitting Wave Window Panes	332
Wave Groups	333
Creating a Wave Group	334
Deleting or Ungrouping a Wave Group	335
Adding Items to an Existing Wave Group	336
Removing Items from an Existing Wave Group.	336
Miscellaneous Wave Group Features	336
Formatting the List Window	337
Setting List Window Display Properties.	337
Formatting Objects in the List Window	337
Saving the Window Format	339
Printing and Saving Waveforms in the Wave window	340
Saving a .eps Waveform File and Printing in UNIX	340
Printing from the Wave Window on Windows Platforms	341
Printer Page Setup.	341
Saving List Window Data to a File	341
Combining Objects into Buses	341
Creating a Virtual Signal	342
Configuring New Line Triggering in the List Window	343
Using Gating Expressions to Control Triggering	346
Sampling Signals at a Clock Change	347
Miscellaneous Tasks	348
Examining Waveform Values.	348
Displaying Drivers of the Selected Waveform	348
Sorting a Group of Objects in the Wave Window	348
Creating and Managing Breakpoints	348
Signal Breakpoints	348
File-Line Breakpoints	351
Saving and Restoring Breakpoints	352

Chapter 10	
Debugging with the Dataflow Window	355
Dataflow Window Overview	355
Dataflow Usage Flow	355
Post-Simulation Debug Flow Details	356
Common Tasks for Dataflow Debugging	357
Adding Objects to the Dataflow Window	358
Exploring the Connectivity of the Design	359
Exploring Designs with the Embedded Wave Viewer	360
Tracing Events (Causality)	361
Tracing the Source of an Unknown State (StX)	362
Finding Objects by Name in the Dataflow Window	364
Automatically Tracing All Paths Between Two Nets	364
Dataflow Concepts	366
Symbol Mapping	366
Current vs. Post-Simulation Command Output	367
Window vs. Pane	368
Dataflow Window Graphic Interface Reference	368
What Can I View in the Dataflow Window?	369
How is the Dataflow Window Linked to Other Windows?	369
How Can I Print and Save the Display?	370
How Do I Configure Window Options?	372
How Do I Zoom and Pan the Display?	372
Chapter 11	
Signal Spy	375
Designed for Test Benches	376
SignalSpy Supported Types	376
disable_signal_spy	377
enable_signal_spy	379
init_signal_driver	381
init_signal_spy	385
signal_force	389
signal_release	393
Chapter 12	
Standard Delay Format (SDF) Timing Annotation	395
Specifying SDF Files for Simulation	395
Instance Specification	395
SDF Specification with the GUI	396
Errors and Warnings	396
VHDL VITAL SDF	397
SDF to VHDL Generic Matching	397
Resolving Errors	398
Verilog SDF	398
\$ssdf_annotation	399
SDF to Verilog Construct Matching	400
Optional Edge Specifications	403

Table of Contents

Optional Conditions	404
Rounded Timing Values	405
SDF for Mixed VHDL and Verilog Designs	405
Interconnect Delays	405
Disabling Timing Checks	406
Troubleshooting	406
Specifying the Wrong Instance	406
Matching a Single Timing Check	407
Mistaking a Component or Module Name for an Instance Label	407
Forgetting to Specify the Instance	408
Chapter 13	
Value Change Dump (VCD) Files	409
Creating a VCD File	409
Four-State VCD File	409
Extended VCD File	410
VCD Case Sensitivity	410
Using Extended VCD as Stimulus	410
Simulating with Input Values from a VCD File	411
Replacing Instances with Output Values from a VCD File	412
VCD Commands and VCD Tasks	413
Using VCD Commands with SystemC	415
Compressing Files with VCD Tasks	416
VCD File from Source to Output	416
VHDL Source Code	416
VCD Simulator Commands	416
VCD Output	418
VCD to WLF	419
Capturing Port Driver Data	419
Driver States	419
Driver Strength	420
Identifier Code	420
Resolving Values	421
Chapter 14	
Tcl and Macros (DO Files)	425
Tcl Features	425
Tcl References	425
Tcl Commands	426
Tcl Command Syntax	426
If Command Syntax	429
Command Substitution	429
Command Separator	430
Multiple-Line Commands	430
Evaluation Order	430
Tcl Relational Expression Evaluation	430
Variable Substitution	431
System Commands	431

Simulator State Variables	431
Referencing Simulator State Variables.....	433
Special Considerations for the now Variable	433
List Processing	434
Simulator Tcl Commands	434
Simulator Tcl Time Commands.....	435
Conversions.....	436
Relations	436
Arithmetic	437
Tcl Examples	437
Macros (DO Files)	439
Creating DO Files.....	439
Using Parameters with DO Files.....	440
Deleting a File from a .do Script.....	440
Making Macro Parameters Optional.....	441
Useful Commands for Handling Breakpoints and Errors.....	442
Error Action in DO Files.....	443
Chapter A	
modelsim.ini Variables	445
Organization of the modelsim.ini File	445
Making Changes to the modelsim.ini File	445
Changing the modelsim.ini Read-Only Attribute	446
The Runtime Options Dialog	446
Editing modelsim.ini Variables	450
Overriding the Default Initialization File	450
Variables	450
AmsStandard	451
AssertFile	451
BindAtCompile	452
BreakOnAssertion	452
CheckPlusargs	452
CheckpointCompressMode	453
CheckSynthesis	453
CommandHistory	453
CompilerTempDir	454
ConcurrentFileLimit	454
DatasetSeparator	454
DefaultForceKind	455
DefaultRadix	455
DefaultRestartOptions	456
DelayFileOpen	456
displaymsgmode	457
DumpportsCollapse	457
error	457
ErrorFile	458
Explicit	458
fatal	459

Table of Contents

floatfixlib	459
ForceSigNextIter	459
FsmResetTrans	459
FsmSingle	460
FsmXAssign	460
GenerateFormat	461
GenerateLoopIterationMax	461
GenerateRecursionDepthMax	461
GenerousIdentifierParsing	462
GlobalSharedObjectsList	462
Hazard	462
ieee	463
IgnoreError	463
IgnoreFailure	463
IgnoreNote	464
IgnoreVitalErrors	464
IgnoreWarning	464
ImmediateContinuousAssign	465
IncludeRecursionDepthMax	465
IterationLimit	465
LibrarySearchPath	466
License	466
MaxReportRhsCrossProducts	467
MessageFormat	467
MessageFormatBreak	468
MessageFormatBreakLine	468
MessageFormatError	468
MessageFormatFail	469
MessageFormatFatal	469
MessageFormatNote	469
MessageFormatWarning	470
MixedAnsiPorts	470
modelsim_lib	470
msgmode	471
mtiAvm	471
mtiOvm	471
MultiFileCompilationUnit	472
NoCaseStaticError	472
NoDebug	472
NoDeferSubpgmCheck	473
NoIndexCheck	473
NoOthersStaticError	473
NoRangeCheck	474
note	474
NoVital	474
NoVitalCheck	475
NumericStdNoWarnings	475
OnFinish	476
Optimize_1164	476

PathSeparator	476
PedanticErrors	477
PliCompatDefault	477
PrintSimStats	479
Quiet	479
RequireConfigForAllDefaultBinding	479
Resolution	480
RunLength	480
Show_BadOptionWarning	481
Show_Lint	481
Show_source	481
Show_VitalChecksWarnings	482
Show_Warning1	482
Show_Warning2	482
Show_Warning3	482
Show_Warning4	483
Show_Warning5	483
ShowFunctions	483
ShutdownFile	483
SignalSpyPathSeparator	484
Startup	484
std	485
std_developerskit	485
StdArithNoWarnings	485
suppress	486
sv_std	486
SVFileExtensions	486
Svlog	487
synopsys	487
SyncCompilerFiles	487
TranscriptFile	487
UnbufferedOutput	488
UserTimeUnit	488
verilog	488
Veriuser	489
VHDL93	489
vital2000	489
vlog95compat	490
WarnConstantChange	490
warning	490
WaveSignalNameWidth	491
WLFCacheSize	491
WLFCollapseMode	491
WLFCompress	492
WLFDeleteOnQuit	492
WLFFilename	493
WLFIndex	493
WLFOptimize	493
WLFSaveAllRegions	494

Table of Contents

WLFSimCacheSize	494
WLFSizeLimit	495
WLFTimeLimit	495
WLFUseThreads	495
ZeroIn	496
ZeroInOptions	496
Commonly Used modelsim.ini Variables	496
Common Environment Variables	497
Hierarchical Library Mapping	497
Creating a Transcript File	497
Using a Startup File	498
Turning Off Assertion Messages	498
Turning off Warnings from Arithmetic Packages	499
Force Command Defaults	499
Restart Command Defaults	499
VHDL Standard	499
Opening VHDL Files	500
Appendix B Location Mapping	501
Referencing Source Files with Location Maps	501
Using Location Mapping	501
Pathname Syntax	502
How Location Mapping Works	502
Mapping with TCL Variables	502
Appendix C Error and Warning Messages	503
Message System	503
Message Format	503
Getting More Information	503
Changing Message Severity Level	504
Suppressing Warning Messages	504
Suppressing VCOM Warning Messages	504
Suppressing VLOG Warning Messages	505
Suppressing VSIM Warning Messages	505
Exit Codes	505
Miscellaneous Messages	507
Enforcing Strict 1076 Compliance	510
Appendix D Verilog Interfaces to C	513
Implementation Information	513
g++ Compiler Support for use with Interfaces	515
Registering PLI Applications	515
Registering VPI Applications	517
Registering DPI Applications	518
DPI Use Flow	519

Integrating Export Wrappers into an Import Shared Object	521
When Your DPI Export Function is Not Getting Called	522
Troubleshooting a Missing DPI Import Function	522
Simplified Import of Library Functions	522
Use Model for Locked Work Libraries	523
Making Verilog Function Calls from non-DPI C Models	524
Calling C/C++ Functions Defined in PLI Shared Objects from DPI Code	524
Compiling and Linking C Applications for Interfaces	525
Windows Platforms — C	525
Compiling and Linking C++ Applications for Interfaces	527
Windows Platforms — C++	528
Specifying Application Files to Load	529
PLI and VPI File loading	529
DPI File Loading	529
Loading Shared Objects with Global Symbol Visibility	530
PLI Example	530
VPI Example	531
DPI Example	532
The PLI Callback reason Argument	533
The sizetf Callback Function	534
PLI Object Handles	534
Third Party PLI Applications	535
Support for VHDL Objects	535
IEEE Std 1364 ACC Routines	537
IEEE Std 1364 TF Routines	539
SystemVerilog DPI Access Routines	539
Verilog-XL Compatible Routines	540
64-bit Support for PLI	540
Using 64-bit ModelSim with 32-bit Applications	540
PLI/VPI Tracing	540
The Purpose of Tracing Files	541
Invoking a Trace	541
Debugging Interface Application Code	542
Appendix E	
Command and Keyboard Shortcuts	543
Command Shortcuts	543
Command History Shortcuts	543
Main and Source Window Mouse and Keyboard Shortcuts	544
List Window Keyboard Shortcuts	547
Wave Window Mouse and Keyboard Shortcuts	547
Appendix F	
Setting GUI Preferences	551
Customizing the Simulator GUI Layout	551
Layouts and Modes of Operation	551
Custom Layouts	551
Automatic Saving of Layouts	553

Table of Contents

Resetting Layouts to Their Defaults	553
Simulator GUI Preferences	553
Setting Preference Variables from the GUI	553
Saving GUI Preferences	556
The modelsim.tcl File	556

Appendix G System Initialization **557**

Files Accessed During Startup	557
Initialization Sequence	557
Environment Variables	560
Environment Variable Expansion	560
Setting Environment Variables	560
Creating Environment Variables in Windows	565
Referencing Environment Variables	566
Removing Temp Files (VSOUT)	567

Index

Third-Party Information

End-User License Agreement

List of Examples

Example 2-1. Using the radix define Command	48
Example 2-2. Using radix define to Specify Color	49
Example 3-1. Encryption Envelope Contains Verilog IP Code to be Protected	164
Example 3-2. Encryption Envelope Contains `include Compiler Directives	165
Example 3-3. Using the Mentor Graphics Public Encryption Key in Verilog/SystemVerilog	168
Example 3-4. Results After Compiling with vlog +protect.....	169
Example 6-1. Memory Model Using VHDL87 and VHDL93 Architectures	221
Example 6-2. Conversions Package.....	223
Example 6-3. Memory Model Using VHDL02 Architecture	225
Example 7-1. Invocation of the Verilog Compiler	233
Example 7-2. Incremental Compilation Example	236
Example 7-3. Sub-Modules with Common Names	239
Example 13-1. Verilog Counter.....	411
Example 13-2. VHDL Adder.....	411
Example 13-3. Mixed-HDL Design.....	412
Example 13-4. Replacing Instances.....	412
Example 13-5. VCD Output from vcd dumpports.....	423
Example 14-1. Tcl while Loop	437
Example 14-2. Tcl for Command	437
Example 14-3. Tcl foreach Command.....	437
Example 14-4. Tcl break Command	438
Example 14-5. Tcl continue Command	438
Example 14-6. Access and Transfer System Information	438
Example 14-7. Tcl Used to Specify Compiler Arguments	439
Example 14-8. Tcl Used to Specify Compiler Arguments—Enhanced	439
Example 14-9. Specifying Files to Compile With argc Macro	441
Example 14-10. Specifying Compiler Arguments With Macro	441
Example 14-11. Specifying Compiler Arguments With Macro—Enhanced.....	441
Example D-1. VPI Application Registration	517
Example F-1. Configure Window Layouts Dialog Box	552

List of Figures

Figure 1-1. Operational Structure and Flow of ModelSim	30
Figure 2-1. Graphical User Interface	41
Figure 2-2. Find Mode	44
Figure 2-3. Filter Mode	44
Figure 2-4. Find Options Popup Menu	47
Figure 2-5. User-Defined Radix “States” in the Wave Window	49
Figure 2-6. User-Defined Radix “States” in the List Window	49
Figure 2-7. Main Window of the GUI	51
Figure 2-8. Main Window — Menu Bar	52
Figure 2-9. Main Window — Toolbar Frame	52
Figure 2-10. Main Window — Toolbar	53
Figure 2-11. GUI Windows	53
Figure 2-12. GUI Tab Group	54
Figure 2-13. Wave Window Panes	55
Figure 2-14. Main Window Status Bar	55
Figure 2-15. Window Header Handle	56
Figure 2-16. Tab Handle	57
Figure 2-17. Window Undock Button	57
Figure 2-18. Column Layout Toolbar	59
Figure 2-19. Compile Toolbar	59
Figure 2-20. Coverage Toolbar	60
Figure 2-21. Dataflow Toolbar	61
Figure 2-22. FSM Toolbar	62
Figure 2-23. Help Toolbar	63
Figure 2-24. Layout Toolbar	63
Figure 2-25. Memory Toolbar	64
Figure 2-26. Mode Toolbar	64
Figure 2-27. Process Toolbar	65
Figure 2-28. Profile Toolbar	66
Figure 2-29. NAME Toolbar	66
Figure 2-30. Simulate Toolbar	67
Figure 2-31. Source Toolbar	68
Figure 2-32. Standard Toolbar	69
Figure 2-33. Wave Toolbar	70
Figure 2-34. Wave Bookmark Toolbar	71
Figure 2-35. Wave Compare Toolbar	71
Figure 2-36. Wave Cursor Toolbar	72
Figure 2-37. Wave Edit Toolbar	73
Figure 2-38. Wave Expand Time Toolbar	74
Figure 2-39. Zoom Toolbar	75

Figure 2-40. Processes (Active) Window	76
Figure 2-41. Process Toolbar.	76
Figure 2-42. Processes (In Region) Window.	77
Figure 2-43. Selecting Show Full Path from Process Menu	79
Figure 2-44. Process Display Options Dialog	80
Figure 2-45. Column Heading Changes When States are Filtered	81
Figure 2-46. Set Next Active RMB Menu Selection.	82
Figure 2-47. Next Active Process Displayed in Order Column.	82
Figure 2-48. Sample Process Report in the Transcript Window	83
Figure 2-49. Call Stack Window	83
Figure 2-50. Class Tree Window.	84
Figure 2-51. Class Graph Window	87
Figure 2-52. Dataflow Window - ModelSim.	89
Figure 2-53. FSM List Window.	90
Figure 2-54. FSM Viewer Window	92
Figure 2-55. List Window	95
Figure 2-56. Locals Window	98
Figure 2-57. Change Selected Variable Dialog Box	100
Figure 2-58. Memory and Memory Data Windows.	101
Figure 2-59. Viewing Multiple Memories.	104
Figure 2-60. Split Screen View of Memory Contents	105
Figure 2-61. Message Viewer Window	107
Figure 2-62. Message Viewer Filter Dialog Box.	110
Figure 2-63. Objects Window	111
Figure 2-64. Objects Filter	111
Figure 2-65. Filtering the Objects List by Name	112
Figure 2-66. Source Window Showing Language Templates	113
Figure 2-67. Displaying Multiple Source Files	114
Figure 2-68. Setting Context from Source Files	115
Figure 2-69. Language Templates	118
Figure 2-70. Create New Design Wizard.	118
Figure 2-71. Inserting Module Statement from Verilog Language Template	119
Figure 2-72. Language Template Context Menus	119
Figure 2-73. Breakpoint in the Source Window	120
Figure 2-74. Modifying Existing Breakpoints.	122
Figure 2-75. Source Window with Find Toolbar.	124
Figure 2-76. Preferences Dialog for Customizing Source Window	125
Figure 2-77. Structure Window	126
Figure 2-78. Transcript Window with Find Toolbar	129
Figure 2-79. Watch Window	132
Figure 2-80. Scrollable Hierarchical Display	133
Figure 2-81. Expanded Array	134
Figure 2-82. Grouping Objects in the Watch Window	135
Figure 2-83. Pathnames Pane.	136
Figure 2-84. Values Pane.	137

List of Figures

Figure 2-85. Waveform Pane	137
Figure 2-86. Analog Sidebar Toolbox	138
Figure 2-87. Cursor Pane	139
Figure 2-88. Toolbox for Cursors and Timeline	139
Figure 2-89. Editing Grid and Timeline Properties	140
Figure 2-90. Cursor Properties Dialog	141
Figure 2-91. Wave Window - Message Bar	141
Figure 3-1. vencrypt Usage Flow	147
Figure 3-2. Delivering IP Code with User-Defined Macros	149
Figure 3-3. Delivering IP with `protect Compiler Directives	151
Figure 4-1. Create Project Dialog	173
Figure 4-2. Project Window Detail	173
Figure 4-3. Add items to the Project Dialog	174
Figure 4-4. Create Project File Dialog	175
Figure 4-5. Add file to Project Dialog	175
Figure 4-6. Right-click Compile Menu in Project Window	176
Figure 4-7. Click Plus Sign to Show Design Hierarchy	176
Figure 4-8. Setting Compile Order	177
Figure 4-9. Grouping Files	178
Figure 4-10. Start Simulation Dialog	179
Figure 4-11. Structure WIndow with Projects	179
Figure 4-12. Project Window Overview	180
Figure 4-13. Add Simulation Configuration Dialog	182
Figure 4-14. Simulation Configuration in the Project Window	183
Figure 4-15. Add Folder Dialog	183
Figure 4-16. Specifying a Project Folder	184
Figure 4-17. Project Compiler Settings Dialog	185
Figure 4-18. Specifying File Properties	186
Figure 4-19. Project Settings Dialog	187
Figure 5-1. Creating a New Library	191
Figure 5-2. Design Unit Information in the Workspace	192
Figure 5-3. Edit Library Mapping Dialog	193
Figure 5-4. Import Library Wizard	198
Figure 6-1. VHDL Delta Delay Process	208
Figure 7-1. Fatal Signal Segmentation Violation (SIGSEGV)	255
Figure 7-2. Current Process Where Error Occurred	255
Figure 7-3. Blue Arrow Indicates Where Code Stopped Executing	255
Figure 7-4. null Values in the Locals Window	256
Figure 8-1. Displaying Two Datasets in the Wave Window	284
Figure 8-2. Open Dataset Dialog Box	288
Figure 8-3. Structure Tabs	289
Figure 8-4. The Dataset Browser	290
Figure 8-5. Dataset Snapshot Dialog	293
Figure 8-6. Virtual Objects Indicated by Orange Diamond	295
Figure 9-1. Wave Window Object Pathnames Pane	300

Figure 9-2. Wave Window Object Values Pane	300
Figure 9-3. Wave Window Waveform Pane	301
Figure 9-4. Wave Window Cursor Pane	301
Figure 9-5. Wave Window Messages Bar	301
Figure 9-6. Tabular Format of the List Window	302
Figure 9-7. Original Names of Wave Window Cursors	303
Figure 9-8. Cursor and Timeline Toolbox	304
Figure 9-9. Grid and Timeline Properties	305
Figure 9-10. Cursor Properties Dialog Box	306
Figure 9-11. Find Previous and Next Transition Icons	307
Figure 9-12. Cursor Linking Menu	308
Figure 9-13. Configure Cursor Links Dialog	308
Figure 9-14. Time Markers in the List Window	309
Figure 9-15. Waveform Pane with Collapsed Event and Delta Time	312
Figure 9-16. Waveform Pane with Expanded Time at a Specific Time	313
Figure 9-17. Waveform Pane with Event Not Logged	313
Figure 9-18. Waveform Pane with Expanded Time Over a Time Range	314
Figure 9-19. List Window After write list -delta none Option is Used	318
Figure 9-20. List Window After write list -delta collapse Option is Used	318
Figure 9-21. List Window After write list -delta all Option is Used	319
Figure 9-22. List Window After write list -event Option is Used	319
Figure 9-23. Bookmark Properties Dialog	322
Figure 9-24. Find Signals by Name or Value	323
Figure 9-25. Wave Signal Search Dialog	324
Figure 9-26. Expression Builder Dialog Box	325
Figure 9-27. Selecting Signals for Expression Builder	325
Figure 9-28. Display Tab of the Wave Window Preferences Dialog Box	327
Figure 9-29. Grid & Timeline Tab of Wave Window Preferences Dialog Box	328
Figure 9-30. Clock Cycles in Timeline of Wave Window	329
Figure 9-31. Changing Signal Radix	329
Figure 9-32. Separate Signals with Wave Window Dividers	331
Figure 9-33. Splitting Wave Window Panes	333
Figure 9-34. Wave groups denoted by red diamond	334
Figure 9-35. Modifying List Window Display Properties	337
Figure 9-36. List Signal Properties Dialog	338
Figure 9-37. Changing the Radix in the List Window	339
Figure 9-38. Save Format Dialog	340
Figure 9-39. Signals Combined to Create Virtual Bus	342
Figure 9-40. Virtual Expression Builder	343
Figure 9-41. Line Triggering in the List Window	344
Figure 9-42. Setting Trigger Properties	345
Figure 9-43. Trigger Gating Using Expression Builder	346
Figure 9-44. Modifying the Breakpoints Dialog	350
Figure 9-45. Signal Breakpoint Dialog	350
Figure 9-46. Breakpoints in the Source Window	351

List of Figures

Figure 9-47. File Breakpoint Dialog Box	352
Figure 10-1. The Dataflow Window (undocked) - ModelSim	355
Figure 10-2. Dataflow Debugging Usage Flow	356
Figure 10-3. Gray Dot Indicates Input in Process Sensitivity List	359
Figure 10-4. Green Highlighting Shows Your Path Through the Design	360
Figure 10-5. Wave Viewer Displays Inputs and Outputs of Selected Process	361
Figure 10-6. Unknown States Shown as Red Lines in Wave Window	363
Figure 10-7. Dataflow: Point-to-Point Tracing	365
Figure 10-8. Dataflow Window and Panes	368
Figure 10-9. The Print Postscript Dialog	370
Figure 10-10. The Print Dialog	371
Figure 10-11. The Dataflow Page Setup Dialog	371
Figure 10-12. Configuring Dataflow Options	372
Figure 12-1. SDF Tab in Start Simulation Dialog	396
Figure A-1. Runtime Options Dialog: Defaults Tab	447
Figure A-2. Runtime Options Dialog Box: Assertions Tab	448
Figure A-3. Runtime Options Dialog Box: WLF Files Tab	449
Figure D-1. DPI Use Flow Diagram	520
Figure F-1. Save Current Window Layout Dialog Box	552
Figure F-2. Change Text Fonts for Selected Windows	555
Figure F-3. Making Global Font Changes	555

List of Tables

Table 1-1. Simulation Tasks — ModelSim	31
Table 1-2. Use Modes for ModelSim	35
Table 1-3. Possible Definitions of an Object, by Language	37
Table 1-4. Text Conventions	38
Table 1-5. Deprecated Command Arguments	39
Table 2-1. GUI Windows	41
Table 2-2. Design Object Icons	43
Table 2-3. Icon Shapes and Design Object Types	43
Table 2-4. Graphic Elements of Find Toolbar in Find Mode	45
Table 2-5. Graphic Elements of Search Bar in Filter Mode	46
Table 2-6. Information Displayed in Status Bar	56
Table 2-7. Change Column Toolbar Buttons	59
Table 2-8. Compile Toolbar Buttons	59
Table 2-9. Coverage Toolbar Buttons	60
Table 2-10. Dataflow Toolbar Buttons	61
Table 2-11. FSM Toolbar Buttons	62
Table 2-12. Help Toolbar Buttons	63
Table 2-13. Layout Toolbar Buttons	63
Table 2-14. Memory Toolbar Buttons	64
Table 2-15. Mode Toolbar Buttons	64
Table 2-16. Process Toolbar Buttons	65
Table 2-17. Profile Toolbar Buttons	66
Table 2-18. Schematic Toolbar Buttons	66
Table 2-19. Simulate Toolbar Buttons	67
Table 2-20. Source Toolbar Buttons	69
Table 2-21. Standard Toolbar Buttons	69
Table 2-22. Wave Toolbar Buttons	70
Table 2-23. Wave Bookmark Toolbar Buttons	71
Table 2-24. Wave Compare Toolbar Buttons	72
Table 2-25. Wave Cursor Toolbar Buttons	72
Table 2-26. Wave Edit Toolbar Buttons	73
Table 2-27. Wave Expand Time Toolbar Buttons	74
Table 2-28. Zoom Toolbar Buttons	75
Table 2-29. Class Tree Window Icons	85
Table 2-30. FSM List Window Columns	90
Table 2-31. FSM List Window Popup Menu	91
Table 2-32. FSM Viewer Window — Graphical Elements	93
Table 2-33. FSM View Window Popup Menu	94
Table 2-34. FSM View Menu	94
Table 2-35. Memories	101

List of Tables

Table 2-36. Message Viewer Tasks	107
Table 2-37. Columns in the Structure Window	127
Table 2-38. Analog Sidebar Icons	138
Table 2-39. Icons and Actions	139
Table 3-1. Compile Options for the -nodebug Compiling	161
Table 7-1. Example Modules—With and Without Timescale Directive	247
Table 7-2. Evaluation 1 of always Statements	250
Table 7-3. Evaluation 2 of always Statement	251
Table 7-4. IEEE Std 1364 System Tasks and Functions - 1	269
Table 7-5. IEEE Std 1364 System Tasks and Functions - 2	269
Table 7-6. IEEE Std 1364 System Tasks	270
Table 7-7. IEEE Std 1364 File I/O Tasks	270
Table 7-8. SystemVerilog System Tasks and Functions - 1	271
Table 7-9. SystemVerilog System Tasks and Functions - 2	271
Table 7-10. SystemVerilog System Tasks and Functions - 4	272
Table 7-11. Tool-Specific Verilog System Tasks and Functions	272
Table 8-1. WLF File Parameters	285
Table 8-2. Structure Tab Columns	289
Table 8-3. vsim Arguments for Collapsing Time and Delta Steps	294
Table 9-1. Cursor and Timeline Toolbox Icons and Actions	304
Table 9-2. Actions for Cursors	306
Table 9-3. Actions for Time Markers	309
Table 9-4. Recording Delta and Event Time Information	311
Table 9-5. Menu Selections for Expanded Time Display Modes	315
Table 9-6. Actions for Bookmarks	321
Table 9-7. Actions for Dividers	332
Table 9-8. Triggering Options	345
Table 10-1. Icon and Menu Selections for Exploring Design Connectivity	359
Table 10-2. Dataflow Window Links to Other Windows and Panes	369
Table 11-1. Signal Spy Reference Comparison	375
Table 12-1. Matching SDF to VHDL Generics	397
Table 12-2. Matching SDF IOPATH to Verilog	400
Table 12-3. Matching SDF INTERCONNECT and PORT to Verilog	400
Table 12-4. Matching SDF PATHPULSE and GLOBALPATHPULSE to Verilog	401
Table 12-5. Matching SDF DEVICE to Verilog	401
Table 12-6. Matching SDF SETUP to Verilog	401
Table 12-7. Matching SDF HOLD to Verilog	401
Table 12-8. Matching SDF SETUPHOLD to Verilog	402
Table 12-9. Matching SDF RECOVERY to Verilog	402
Table 12-10. Matching SDF REMOVAL to Verilog	402
Table 12-11. Matching SDF RECREM to Verilog	402
Table 12-12. Matching SDF SKEW to Verilog	402
Table 12-13. Matching SDF WIDTH to Verilog	403
Table 12-14. Matching SDF PERIOD to Verilog	403
Table 12-15. Matching SDF NOCHANGE to Verilog	403

Table 12-16. Matching Verilog Timing Checks to SDF SETUP	403
Table 12-17. SDF Data May Be More Accurate Than Model	404
Table 12-18. Matching Explicit Verilog Edge Transitions to Verilog	404
Table 12-19. SDF Timing Check Conditions	404
Table 12-20. SDF Path Delay Conditions	405
Table 12-21. Disabling Timing Checks	406
Table 13-1. VCD Commands and SystemTasks	413
Table 13-2. VCD Dumpport Commands and System Tasks	414
Table 13-3. VCD Commands and System Tasks for Multiple VCD Files	414
Table 13-4. SystemC Types	415
Table 13-5. Driver States	419
Table 13-6. State When Direction is Unknown	419
Table 13-7. Driver Strength	420
Table 13-8. Values for file_format Argument	422
Table 13-9. Sample Driver Data	423
Table 14-1. Changes to ModelSim Commands	426
Table 14-2. Tcl Backslash Sequences	428
Table 14-3. Tcl List Commands	434
Table 14-4. Simulator-Specific Tcl Commands	434
Table 14-5. Tcl Time Conversion Commands	436
Table 14-6. Tcl Time Relation Commands	436
Table 14-7. Tcl Time Arithmetic Commands	437
Table 14-8. Commands for Handling Breakpoints and Errors in Macros	442
Table A-1. Runtime Option Dialog: Defaults Tab Contents	447
Table A-2. Runtime Option Dialog: Assertions Tab Contents	448
Table A-3. Runtime Option Dialog: WLF Files Tab Contents	449
Table A-4. Commands for Overriding the Default Initialization File	450
Table A-5. License Variable: License Options	466
Table A-6. MessageFormat Variable: Accepted Values	467
Table C-1. Severity Level Types	503
Table C-2. Exit Codes	505
Table D-1. VPI Compatibility Considerations	514
Table D-2. vsim Arguments for DPI Application	529
Table D-3. Supported VHDL Objects	535
Table D-4. Supported ACC Routines	537
Table D-5. Supported TF Routines	539
Table D-6. Values for <action> Argument	541
Table E-1. Command History Shortcuts	543
Table E-2. Mouse Shortcuts	544
Table E-3. Keyboard Shortcuts	544
Table E-4. List Window Keyboard Shortcuts	547
Table E-5. Wave Window Mouse Shortcuts	547
Table E-6. Wave Window Keyboard Shortcuts	548
Table F-1. Predefined GUI Layouts	551
Table F-2. Global Fonts	555

List of Tables


Table G-1. Files Accessed During Startup	557
Table G-2. Add Library Mappings to modelsim.ini File	566

Chapter 1 Introduction

Documentation for ModelSim is intended for users of UNIX, Linux, and Microsoft Windows. Not all versions of ModelSim are supported on all platforms. For more information on your platform or operating system, contact your Mentor Graphics sales representative.

Operational Structure and Flow

[Figure 1-1](#) illustrates the structure and general usage flow for verifying a design with ModelSim.

Figure 1-1. Operational Structure and Flow of ModelSim

Simulation Task Overview

The following table provides a reference for the tasks required for compiling, loading, and simulating a design in ModelSim.

Table 1-1. Simulation Tasks — ModelSim

Task	Example Command Line Entry	GUI Menu Pull-down	GUI Icons
Step 1: Map libraries	vlib <library_name> vmap work <library_name>	a. File > New > Project b. Enter library name c. Add design files to project	N/A
Step 2: Compile the design	vlog file1.v file2.v ... (Verilog) vcom file1.vhd file2.vhd ... (VHDL)	a. Compile > Compile or Compile > Compile All	Compile or Compile All  
Step 3: Load the design into the simulator	vsim <top>	a. Simulate > Start Simulation b. Click on top design module or optimized design unit name c. Click OK This action loads the design for simulation	Simulate icon: 
Step 4: Run the simulation	run step	Simulate > Run	Run, or Run continue, or Run -all   
Step 5: Debug the design	Common debugging commands: bp describe drivers examine force log show	N/A	N/A

Basic Steps for Simulation

This section describes the basic procedure for simulating your design using ModelSim.

Step 1 — Collect Files and Map Libraries

Files needed to run ModelSim on your design:

- design files (VHDL and/or Verilog), including stimulus for the design
- libraries, both working and resource
- modelsim.ini (automatically created by the library mapping command)

Providing Stimulus to the Design

You can provide stimulus to your design in several ways:

- Language-based test bench
- Tcl-based ModelSim interactive command, `force`
- VCD files / commands
See [Creating a VCD File](#) and [Using Extended VCD as Stimulus](#)
- Third-party test bench generation tools

What is a Library?

A library is a location on your file system where ModelSim stores data to be used for simulation. ModelSim uses one or more libraries to manage the creation of data before it is needed for use in simulation. A library also helps to streamline simulation invocation. Instead of compiling all design data each time you simulate, ModelSim uses binary pre-compiled data from its libraries. For example, if you make changes to a single Verilog module, ModelSim recompiles only that module, rather than all modules in the design.

Work and Resource Libraries

You can use design libraries in two ways:

- As a local working library that contains the compiled version of your design
- As a resource library

The contents of your working library will change as you update your design and recompile. A resource library is typically unchanging, and serves as a parts source for your design. Examples of resource libraries are shared information within your group, vendor libraries, packages, or previously compiled elements of your own working design. You can create your own resource

libraries, or they may be supplied by another design team or a third party (for example, a silicon vendor).

For more information on resource libraries and working libraries, refer to [Working Library Versus Resource Libraries](#), [Managing Library Contents](#), [Working with Design Libraries](#), and [Specifying Resource Libraries](#).

Creating the Logical Library (vlib)

Before you can compile your source files, you must create a library in which to store the compilation results. You can create the logical library using the GUI, by choosing **File > New > Library** from the main menu (see [Creating a Library](#)), or you can use the **vlib** command. For example, the following command:

```
vlib work
```

creates a library named **work**. By default, compilation results are stored in the **work** library.

Mapping the Logical Work to the Physical Work Directory (vmap)

VHDL uses logical library names that can be mapped to ModelSim library directories. If libraries are not mapped properly, and you invoke your simulation, necessary components will not be loaded and simulation will fail. Similarly, compilation can also depend on proper library mapping.

By default, ModelSim can find libraries in your current directory (assuming they have the right name), but for it to find libraries located elsewhere, you need to map a logical library name to the pathname of the library.

You can use the GUI ([Library Mappings with the GUI](#)), a command ([Library Mapping from the Command Line](#)), or a project ([Getting Started with Projects](#) to assign a logical name to a design library.

The format for command line entry is:

```
vmap <logical_name> <directory_pathname>
```

This command sets the mapping between a logical library name and a directory.

Step 2 — Compile the Design

To compile a design, run one of the following ModelSim commands, depending on the language used to create the design:

- vlog — Verilog
- vcom — VHDL

- `sccom` — SystemC

Compiling Verilog (vlog)

The [vlog](#) command compiles Verilog modules in your design. You can compile Verilog files in any order, since they are not order dependent. See [Verilog Compilation](#) for details.

Compiling VHDL (vcom)

The [vcom](#) command compiles VHDL design units. You must compile VHDL files in the order necessitate to any design requirements. Projects may assist you in determining the compile order: for more information, see [Auto-Generating Compile Order](#). See [Compilation and Simulation of VHDL](#) for details on VHDL compilation.

Step 3 — Load the Design for Simulation

Running the vsim Command on the Top Level of the Design

After you have compiled your design, it is ready for simulation. You can then run the [vsim](#) command using the names of any top-level modules (many designs contain only one top-level module). For example, if your top-level modules are named “testbench” and “globals,” then invoke the simulator as follows:

```
vsim testbench globals
```

After the simulator loads the top-level modules, it iteratively loads the instantiated modules and UDPs in the design hierarchy, linking the design together by connecting the ports and resolving hierarchical references.

Using Standard Delay Format Files

You can incorporate actual delay values to the simulation by applying standard delay format (SDF) back-annotation files to the design. For more information on how SDF is used in the design, see [Specifying SDF Files for Simulation](#).

Step 4 — Simulate the Design

Once you have successfully loaded the design, simulation time is set to zero, and you must enter a [run](#) command to begin simulation. For more information, see [Verilog and SystemVerilog Simulation](#), and [VHDL Simulation](#).

The basic commands you use to run simulation are:

- [add wave](#)
- [bp](#)

- [force](#)
- [run](#)
- [step](#)

Step 5 — Debug the Design

The ModelSim GUI provides numerous commands, operations, and windows useful in debugging your design. In addition, you can also use the command line to run the following basic simulation commands for debugging:

- [describe](#)
- [drivers](#)
- [examine](#)
- [force](#)
- [log](#)
- [show](#)

Modes of Operation

Many users run ModelSim interactively with the graphical user interface (GUI)—using the mouse to perform actions from the main menu or in dialog boxes. However, there are really three modes of ModelSim operation, as described in [Table 1-2](#).

Table 1-2. Use Modes for ModelSim

Mode	Characteristics	How ModelSim is invoked
GUI	interactive; has graphical windows, push-buttons, menus, and a command line in the transcript. Default mode	from a desktop icon or from the OS command shell prompt. Example: OS> vsim
Command-line	interactive command line; no GUI	with -c argument at the OS command prompt. Example: OS> vsim -c
Batch	non-interactive batch script; no windows or interactive command line	at OS command shell prompt using redirection of standard input. Example: C:\ vsim vfiles.v <infile >outfile

The ModelSim User's Manual focuses primarily on the GUI mode of operation. However, this section provides an introduction to the Command-line and Batch modes.

A command is available to help batch users access commands not available for use in batch mode. Refer to the [batch_mode](#) command in the ModelSim Reference Manual for more details.

Command Line Mode

In command line mode ModelSim executes any startup command specified by the [Startup](#) variable in the *modelsim.ini* file. If [vsim](#) is invoked with the **-do "command_string"** option, a DO file (macro) is called. A DO file executed in this manner will override any startup command in the *modelsim.ini* file.

During simulation a transcript file is created containing any messages to stdout. A transcript file created in command line mode may be used as a DO file if you invoke the [transcript on](#) command after the design loads (see the example below). The [transcript on](#) command writes all of the commands you invoke to the transcript file.

For example, the following series of commands results in a transcript file that can be used for command input if *top* is re-simulated (remove the **quit -f** command from the transcript file if you want to remain in the simulator).

```
vsim -c top
```

library and design loading messages... then execute:

```
transcript on
force clk 1 50, 0 100 -repeat 100
run 500
run @5000
quit -f
```

Rename a transcript file that you intend to use as a DO file—if you do not rename it, ModelSim will overwrite it the next time you run [vsim](#). Also, simulator messages are already commented out, but any messages generated from your design (and subsequently written to the transcript file) will cause the simulator to pause. A transcript file that contains only valid simulator commands will work fine; comment out anything else with a pound sign (#).

Refer to [Creating a Transcript File](#) for more information about creating, locating, and saving a transcript file.

Stand-alone tools pick up project settings in command-line mode if you invoke them in the project's root directory. If invoked outside the project directory, stand-alone tools pick up project settings only if you set the **MODELSIM** environment variable to the path to the project file (<*Project_Root_Dir*>/<*Project_Name*>.mpf).

Batch Mode

Batch mode is an operational mode that provides neither an interactive command line nor interactive windows. In a Windows environment, you run [vsim](#) from a Windows command prompt and standard input and output are redirected to and from files.

Here is an example of a batch mode simulation using redirection of std input and output:

```
vsim counter <yourfile> outfile
```

where <yourfile> represents a script containing various ModelSim commands.

You can use the CTRL-C keyboard interrupt to terminate batch simulation in UNIX and Windows environments.

Definition of an Object

Because ModelSim supports a variety of design languages (Verilog, VHDL, SystemVerilog), the word “object” is used to refer to any valid design element in those languages, whenever a specific language reference is not needed. [Table 1-3](#) summarizes the language constructs that an object can refer to.

Table 1-3. Possible Definitions of an Object, by Language

Design Language	An object can be
VHDL	block statement, component instantiation, constant, generate statement, generic, package, signal, alias, variable
Verilog	function, module instantiation, named fork, named begin, net, task, register, variable
SystemVerilog	In addition to those listed above for Verilog: class, package, program, interface, array, directive, property, sequence
PSL	property, sequence, directive, endpoint

Standards Supported

ModelSim VHDL implements the VHDL language as defined by IEEE Standards 1076-1987, 1076-1993, and 1076-2002. ModelSim also supports the 1164-1993 *Standard Multivalue Logic System for VHDL Interoperability*, and the 1076.2-1996 *Standard VHDL Mathematical Packages* standards. Any design developed with ModelSim will be compatible with any other VHDL system that is compliant with the 1076 specifications.

ModelSim Verilog implements the Verilog language as defined by the IEEE Std 1364-1995 and 1364-2005. ModelSim Verilog also supports a partial implementation of SystemVerilog 1800-2005 (see `<install_dir>/docs/technotes/sysvlog.note` for implementation details). Both PLI (Programming Language Interface) and VCD (Value Change Dump) are supported for ModelSim users.

In addition, all products support SDF 1.0 through 4.0 (except the NETDELAY statement), VITAL 2.2b, VITAL'95 – IEEE 1076.4-1995, and VITAL 2000 – IEEE 1076.4-2000.

Assumptions

Using the ModelSim product and its documentation is based on the following assumptions:

- You are familiar with how to use your operating system and its graphical interface.
- You have a working knowledge of the design languages. Although ModelSim is an excellent application to use while learning HDL concepts and practices, this document is not written to support that goal.
- You have worked through the appropriate lessons in the ModelSim Tutorial and are familiar with the basic functionality of ModelSim. You can find the ModelSim Tutorial by choosing Help from the main menu.

Text Conventions

Table 1-4 lists the text conventions used in this manual.

Table 1-4. Text Conventions

Text Type	Description
<i>italic text</i>	provides emphasis and sets off filenames, pathnames, and design unit names
bold text	indicates commands, command options, menu choices, package and library logical names, as well as variables, dialog box selections, and language keywords
monospace type	monospace type is used for program and command examples
The right angle (>)	is used to connect menu choices when traversing menus as in: File > Quit
UPPER CASE	denotes file types used by ModelSim (such as DO, WLF,INI, MPF, PDF.)

Installation Directory Pathnames

When referring to installation paths, this manual uses “<installdir>” as a generic representation of the installation directory for all versions of ModelSim. The actual installation directory on your system may contain version information.

Deprecated Features, Commands, and Variables

This section provides tables of features, commands, command arguments, and *modelsim.ini* variables that have been superseded by new versions. Although you can still use superseded

features, commands, arguments, or variables, Mentor Graphics deprecates their usage—you should use the corresponding new version whenever possible or convenient.

The following tables indicate the version in which the item was superseded and a link to the new item that replaces it, where applicable.

Table 1-5. Deprecated Command Arguments


Argument	Version	New Argument / Information
add wave -offset	6.5	Use -min, -max to define the respective lower and upper limits of waveform display
add wave -scale	6.5	Use -min, -max to define the respective lower and upper limits of waveform display

Chapter 2

Graphical User Interface

ModelSim's graphical user interface (GUI) provides access to numerous debugging tools and windows that enable you to analyze different parts of your design. All windows initially display within the ModelSim Main window.

Figure 2-1. Graphical User Interface



The following table summarizes all of the available windows.

Table 2-1. GUI Windows

Window name	Description	More details
Main	central GUI access point	Main Window

Table 2-1. GUI Windows

Window name	Description	More details
Process	displays all processes that are scheduled to run during the current simulation cycle	Processes Window
Class Browsers	displays interactive relationships of SystemVerilog classes	Class Tree Window Class Graph Window
Dataflow	displays "physical" connectivity and lets you trace events (causality)	Dataflow Window
List	shows waveform data in a tabular format	List Window
Locals	displays data objects that are immediately visible at the current execution point of the selected process	Locals Window
Memory	windows that show memories and their contents	Memory and Memory Data Windows
Message Viewer	allows easy access, organization, and analysis of Note, Warning, Errors or other messages written to transcript during simulation	Message Viewer Window
Objects	displays all declared data objects in the current scope	Objects Window
Source	a text editor for viewing and editing files: HDL, DO, and so forth.	Source Window
Structure (sim)	displays hierarchical view of active simulation. Name of window is either "sim" or "<dataset_name>"	Structure Window
Transcript	keeps a running history of commands and messages and provides a command-line interface	Transcript Window
Watch	displays signal or variable values at the current simulation time	Watch Window
Wave	displays waveforms	Wave Window

The windows are customizable in that you can position and size them as you see fit, and ModelSim will remember your settings upon subsequent invocations. You can restore ModelSim windows and panes to their original settings by selecting Layout > Reset in the menu bar.

Design Object Icons and Their Meaning

The color and shape of icons convey information about the language and type of a design object. **Table 2-2** shows the icon colors and the languages they indicate.

Table 2-2. Design Object Icons

Icon color	Design Language
light blue	Verilog or SystemVerilog
dark blue	VHDL
orange	virtual object

Here is a list of icon shapes and the design object types they indicate:

Table 2-3. Icon Shapes and Design Object Types

Icon shape	Example	Design Object Type
Square		any scope (VHDL block, Verilog named block, SC module, class, interface, task, function, and so forth.)
Circle		process
Diamond		valued object (signals, nets, registers, and so forth.)
Caution Sign		comparison object
Diamond with red dot		an editable waveform created with the waveform editor
Star		transaction; The color of the star for each transaction depends on the language of the region in which the transaction stream occurs: dark blue for VHDL, light blue for Verilog and SystemVerilog, green for SystemC.

Setting Fonts

You may need to adjust font settings to accommodate the aspect ratios of wide screen and double screen displays or to handle launching ModelSim from an X-session.

Font Scaling

To change font scaling, select the Transcript window, then **Transcript > Adjust Font Scaling**. You will need a ruler to complete the instructions in the lower right corner of the dialog. When you have entered the pixel and inches information, click OK to close the dialog. Then, restart ModelSim to see the change. This is a one time setting; you should not need to set it again unless you change display resolution or the hardware (monitor or video card). The font scaling

applies to Windows and UNIX operating systems. On UNIX systems, the font scaling is stored based on the \$DISPLAY environment variable.

Using the Find and Filter Functions

Finding and/or filtering capabilities are available for most windows. The filtering function is denoted by a “Contains” field (Figure 2-3).

Figure 2-2. Find Mode



Figure 2-3. Filter Mode



For windows that support both find (Figure 2-2) and filter modes (Figure 2-3), you can toggle between the two modes by doing any one of the following:

- Use the **Ctrl+M** hotkey.
- Click the “Find” or “Contains” words in the toolbar.
- Select the mode from the Find Options popup menu (see [Using the Find Options Popup Menu](#)).

The last selected mode is remembered between sessions.

A “Find” toolbar will appear along the bottom edge of the active window when you do either of the following:

- Select **Edit > Find** in the menu bar.
- Click the **Find** icon in the toolbar.

All of the above actions are toggles - repeat the action and the Find toolbar will close.

There is a simple history mechanism to allow saving search strings for later use. The keyboard shortcuts to support this are:

- **Ctrl+P** — retrieve previous search text
- **Ctrl+N** — retrieve next search text

Other hotkey actions include:

- **Esc** — closes the Find toolbar
- **Enter (Windows) or Return (UNIX or Linux)** — initiates a “Find Next” action

- Ctrl+T — search while typing (default is on)

The search entry field turns red if no matches are found.

The graphic elements associated with the Find toolbar are shown in [Table 2-4](#).

Table 2-4. Graphic Elements of Find Toolbar in Find Mode

Graphic Element	Action
	opens the find toolbar in the active window
	closes the find toolbar
	allows entry of find parameters
	opens the Find Options popup menu
	clears the entry field
	initiates the search
	toggles search direction upward or downward through the active window
	highlights every occurrence of the find item; for the Source window only, places a blue flag (bookmark) at every occurrence of the find item
	search must match the case of the text entered in the Find field
	searches for whole words that match those entered in the Find field
	searches for a regular expression

To remove bookmarks from the Source window, select **Source > Clear Bookmarks** from the menu bar when the Source window is active.

Using the Filter Mode

By entering a string in the “Contains” text entry box, you can filter the view of the selected window down to the specific information you are looking for.

Table 2-5. Graphic Elements of Search Bar in Filter Mode

Button	Name	Shortcuts	Description
	Filter Regular Expression	None	A drop down menu that allows you to set the wildcard mode. A text entry box for your filter string.
	Clear Filter	None	Clears the text entry box and removes the filter from the active window.

Wildcard Usage

There are three wildcard modes:

- **glob-style** — Allows you to use the following special wildcard characters:
 - * — matches any sequence of characters in the string
 - ? — matches any single character in the string
 - [<chars>] — matches any character in the set <chars>.
 - \<x> — matches the single character <x>, which allows you to match on any special characters (*, ?, [], and \)

For more information refer to the Tcl documentation:

Help > Tcl Man Pages
Tcl Commands > string > string match

- **regular-expression** — allows you to use wildcard characters based on Tcl regular expressions. For more information refer to the Tcl documentation:

Help > Tcl Man Pages
Tcl Commands > re_syntax


- **exact** — indicates that no characters have special meaning, thus disabling wildcard features.

The text entry box of the Contains toolbar item is case-insensitive. If you need to search for case-sensitive strings use “regular-expression” and prepend the string with (?c)

Using the Find Options Popup Menu

When you click the Find Options icon in the Find entry field it will open a Find Options popup menu (Figure 2-4).

Figure 2-4. Find Options Popup Menu



The Find Options menu displays the search options available to you as well as hot keys for initiating the actions without the menu.

User-Defined Radices

A user definable radix is used to map bit patterns to a set of enumeration labels. After defining a new radix, the radix will be available for use in the List, Watch, and Wave windows or with the **examine** command.

There are four commands used to manage user defined radices:

- **radix define**
- **radix names**
- **radix list**
- **radix delete**

Using the **radix define** Command

The **radix define** command is used to create or modify a radix. It must include a radix name and a definition body, which consists of a list of number pattern, label pairs. Optionally, it may include the **-color** argument for setting the radix color (see [Example 2-2](#)).

```
{  
  <numeric-value>  <enum-label>,  
  <numeric-value>  <enum-label>
```

```
-default <radix>
}
```

A <numeric-value> is any legitimate HDL integer numeric literal. To be more specific:

```
<base>#<base-integer># --- <base> is 2, 8, 10, or 16
<base>"bit-value"      --- <base> is B, O, or X
<integer>
<size>'<base><number>  --- <size> is an integer, <base> is b, d, o, or h.
```

Check the Verilog and VHDL LRMs for exact definitions of these numeric literals.

The comma (,) in the definition body is optional. The <enum-label> is any arbitrary string. It should be quoted (""), especially if it contains spaces.

The -default entry is optional. If present, it defines the radix to use if a match is not found for a given value. The -default entry can appear anywhere in the list, it does not have to be at the end.

[Example 2-1](#) shows the **radix define** command used to create a radix called “States,” which will display state values in the List, Watch, and Wave windows instead of numeric values.

Example 2-1. Using the radix define Command

```
radix define States {
    11'b00000000001 "IDLE",
    11'b00000000010 "CTRL",
    11'b00000000100 "WT_WD_1",
    11'b00000001000 "WT_WD_2",
    11'b00000010000 "WT_BLK_1",
    11'b00000100000 "WT_BLK_2",
    11'b00001000000 "WT_BLK_3",
    11'b00010000000 "WT_BLK_4",
    11'b00100000000 "WT_BLK_5",
    11'b01000000000 "RD_WD_1",
    11'b10000000000 "RD_WD_2",
    -default hex
}
```

[Figure 2-5](#) shows an FSM signal called */test-sm/sm_seq0/sm_0/state* in the Wave window with a binary radix and with the user-defined “States” radix (as defined in [Example 2-1](#)).

Figure 2-5. User-Defined Radix “States” in the Wave Window





Figure 2-6 shows an FSM signal called */test-sm/sm_seq0/sm_0/state* in the List window with a binary radix and with the user-defined “States” radix (as defined in Example 2-1)

Figure 2-6. User-Defined Radix “States” in the List Window



Using radix define to Specify Radix Color

The following example illustrates how to use the `radix define` command to specify the radix color:

Example 2-2. Using radix define to Specify Color

```
radix define States {
    11'b000000000001 "IDLE" -color yellow,
    11'b000000000010 "CTRL" -color #ffee00,
    11'b000000000100 "WT_WD_1" -color orange,
    11'b000000001000 "WT_WD_2" -color orange,
    11'b000000100000 "WT_BLK_1",
    11'b000001000000 "WT_BLK_2",
    11'b000010000000 "WT_BLK_3",
    11'b000100000000 "WT_BLK_4",
    11'b001000000000 "WT_BLK_5",
    11'b010000000000 "RD_WD_1" -color green,
    11'b100000000000 "RD_WD_2" -color green,
    -default hex
    -defaultcolor white
```

}

If a pattern/label pair does not specify a color, the normal wave window colors will be used. If the value of the waveform does not match any pattern, then the -default radix and -defaultcolor will be used.

To specify a range of values, wildcards may be specified for bits or characters of the value. The wildcard character is '?', similar to the iteration character in a Verilog UDP, for example:

```
radix define {
    6'b01??00 "Write" -color orange,
    6'b10??00 "Read" -color green
}
```

In this example, the first pattern will match "010000", "010100", "011000", and "011100". In case of overlaps, the first matching pattern is used, going from top to bottom.

Saving and Reloading Formats and Content

You can use the [write format](#) restart command to create a single *.do* file that will recreate all debug windows and breakpoints (see [Saving and Restoring Breakpoints](#)) when invoked with the [do](#) command in subsequent simulation runs. The syntax is:

```
write format restart <filename>
```

If the [ShutdownFile](#) *modelsim.ini* variable is set to this *.do* filename, it will call the [write format restart](#) command upon exit.

Main Window

The primary access point in the ModelSim GUI is called the Main window. It provides convenient access to design libraries and objects, source files, debugging commands, simulation status messages, and so forth. When you load a design, or bring up debugging tools, ModelSim opens windows appropriate for your debugging environment.


Elements of the Main Window

The following sections outline the GUI terminology used in this manual.

Menu Bar	Toolbar Frame
Toolbar	Window
Tab Group	Pane

The Main window is the primary access point in the GUI. [Figure 2-7](#) shows an example of the Main window during a simulation run.

Figure 2-7. Main Window of the GUI




The Main window contains a menu bar, toolbar frame, windows, tab groups, and a status bar, which are described in the following sections.

Menu Bar

The menu bar provides access to many tasks available for your workflow. [Figure 2-8](#) shows the selection in the menu bar that changes based on whichever window is currently active.

The menu items that are available and how certain menu items behave depend on which window is active. For example, if the Structure window is active and you choose Edit from the menu bar, the Clear command is disabled. However, if you click in the Transcript window and choose Edit, the Clear command is enabled. The active window is denoted by a blue title bar.


Figure 2-8. Main Window — Menu Bar



Toolbar Frame

The toolbar frame contains several toolbars that provide quick access to various commands and functions.

Figure 2-9. Main Window — Toolbar Frame



Toolbar

A toolbar is a collection of GUI elements in the toolbar frame and grouped by similarity of task. There are many toolbars available within the GUI, refer to the section “[Main Window Toolbar](#)” for more information about each toolbar. [Figure 2-10](#) highlights the Wave toolbar in the toolbar frame.

Figure 2-10. Main Window — Toolbar



Window

The product contains over 40 different windows you can use with your workflow. This manual refers to all of these objects as windows, even though you can rearrange them such that they appear as a single window with tabs identifying each window.


Figure 2-11 shows an example of a layout with five windows visible; the Structure, Objects, Processes, Wave and Transcript windows.

</

Tab Group

You can group any number of windows into a single space called a tab group, allowing you to show and hide windows by selecting their tabs. [Figure 2-12](#) shows a tab group of the Library, Files, Capacity and Structure windows, with the Structure (sim) window visible.


Figure 2-12. GUI Tab Group



Pane

Some windows contain panes, which are separate areas of a window display containing distinct information. One way to tell if a window has panes is whether you receive different popup menus (right-click menu) in different areas. Windows that have panes include the Wave, Source, and List windows. [Figure 2-13](#) shows the Wave window with its three panes.

Figure 2-13. Wave Window Panes



Main Window Status Bar

Fields at the bottom of the Main window provide the following information about the current simulation:

Figure 2-14. Main Window Status Bar




Table 2-6. Information Displayed in Status Bar

Field	Description
Project	name of the current project
Now	the current simulation time
Delta	the current simulation iteration number
Profile Samples	the number of profile samples collected during the current simulation
Memory	the total memory used during the current simulation
environment	name of the current context (object selected in the active Structure window)
line/column	line and column numbers of the cursor in the active Source window

Rearranging the Main Window

You can alter the layout of the Main window using any of the following methods.

When you exit ModelSim, the current layout is saved for a given design so that it appears the same the next time you invoke the tool.

Moving a Window or Tab Group

1. Click on the header handle in the title bar of the window or tab group.

Figure 2-15. Window Header Handle



2. Drag, without releasing the mouse button, the window or tab group to a different area of the Main window

Wherever you move your mouse you will see a dark blue outline that previews where the window will be placed.

If the preview outline is a rectangle centered within a window, that indicates that you will convert the window or tab group into new tabs within the highlighted window.

3. Release the mouse button to complete the move.

Moving a Tab out of a Tab Group

1. Click on the tab handle that you want to move.

Figure 2-16. Tab Handle



2. Drag, without releasing the mouse button, the tab to a different area of the Main window

Wherever you move your mouse you will see a dark blue outline that previews where the tab will be placed.

If the preview outline is a rectangle centered within a window, that indicates that you will move the tab into the highlighted window.

3. Release the mouse button to complete the move.

Undocking a Window from the Main Window

- Follow the steps in [Moving a Window or Tab Group](#), but drag the window outside of the Main window, or
- Click on the undock button for the window.

Figure 2-17. Window Undock Button



Common Windows

The Main window provides convenient access to projects, libraries, design files, compiled design units, simulation/dataset structures, and Waveform Comparison objects.

Some common windows are listed below.

- **Project window** — Shows all files that are included in the open project. Refer to [Projects](#) for details.
- **Library window** — Shows design libraries and compiled design units. To update the current view of the library, right-click on one of the libraries and select Update. See [Managing Library Contents](#) for details on library management.
- **Structure window** — Shows a hierarchical view of the active simulation and any open datasets. There is one window for the current simulation (named "sim") and one for each open dataset. See [Viewing Dataset Structure](#) for details.

An entry is created by each object within the design. When you select a region in a Structure window, it becomes the *current region* and is highlighted. The [Source Window](#) and [Objects Window](#) change dynamically to reflect the information for the current region. This feature provides a useful method for finding the source code for a selected region because the system keeps track of the pathname where the source is located and displays it automatically, without the need for you to provide the pathname.

Also, when you select a region in the Structure window, the [Processes Window](#) is updated. The Processes window will in turn update the [Locals Window](#).

Objects can be dragged from the Structure window to the Dataflow, List and Wave windows.

You can toggle the display of processes by clicking in a Structure window and selecting **View > Filter > Processes**.

You can also control implicit wire processes using a preference variable. By default Structure windows suppress the display of implicit wire processes. To enable the display of implicit wire processes, set PrefMain(HideImplicitWires) to 0 (select **Tools > Edit Preferences**, By Name tab, and expand the Main object).

- **Files window** — Shows the source files for the loaded design.
- **Memory window** — Shows a hierarchical list of all memories in the design. This tab is displayed whenever you load a design containing memories. When you double-click a memory on the window, a Memory Data window opens. See [Memory and Memory Data Windows](#).

Navigating in the Main Window

The Main window can contain of a number of windows that display various types of information about your design, simulation, or debugging session.

Main Window Toolbar

The Main window contains a toolbar frame that displays context-specific toolbars. The following sections describe the toolbars and their associated buttons.

Column Layout Toolbar	Layout Toolbar	Wave Toolbar
Compile Toolbar	Memory Toolbar	Wave Bookmark Toolbar
Coverage Toolbar	Process Toolbar	Wave Compare Toolbar
Dataflow Toolbar	Profile Toolbar	Wave Cursor Toolbar
FSM Toolbar	Simulate Toolbar	Wave Edit Toolbar
Help Toolbar	Source Toolbar	Wave Expand Time Toolbar

[Standard Toolbar](#)

[Zoom Toolbar](#)

Column Layout Toolbar

The Column Layout toolbar allows you to control aspects of the Verification Browser window.

Figure 2-18. Column Layout Toolbar



Table 2-7. Change Column Toolbar Buttons

Button	Name	Shortcuts	Description
	Column Layout	Menu: Verification Browser > Configure Column Layout	A dropdown box that allows you to specify the column layout for the Verification Browser window.
Precision	Set Precision for VMgmt	Menu: Verification Browser > Set Precision	A text entry box that allows you to control the precision of the data in the Verification Browser window.
	Restore Default Precision		Restores the precision to the default value (2).

Compile Toolbar

The Compile toolbar provides access to compile and simulation actions.

Figure 2-19. Compile Toolbar



Table 2-8. Compile Toolbar Buttons

Button	Name	Shortcuts	Description
	Compile	Command: vcom or vlog Menu: Compile > Compile	Opens the Compile Source Files dialog box.

Table 2-8. Compile Toolbar Buttons

Button	Name	Shortcuts	Description
	Compile All	Command: vcom or vlog Menu: Compile > Compile all	Compiles all files in the open project.
	Simulate	Command: vsim Menu: Simulate > Start Simulation	Opens the Start Simulation dialog box.
	Break	Menu: Simulate > Break Hotkey: Break	Stop a compilation, elaboration, or the current simulation run.

Coverage Toolbar

The Coverage toolbar provides tools for filtering code coverage data in the Structure and Instance Coverage windows.

Figure 2-20. Coverage Toolbar




Table 2-9. Coverage Toolbar Buttons

Button	Name	Shortcuts	Description
	Enable Filtering	None	Enables display filtering of coverage statistics in the Structure and Instance Coverage windows.
	Threshold Above	None	Displays all coverage statistics above the Filter Threshold for selected columns.
	Threshold Below	None	Displays all coverage statistics below the Filter Threshold for selected columns
	Filter Threshold	None	Specifies the display coverage percentage for the selected coverage columns
	Statement	None	Applies the display filter to all Statement coverage columns in the Structure and Instance Coverage windows.

Table 2-9. Coverage Toolbar Buttons

Button	Name	Shortcuts	Description
	Branch	None	Applies the display filter to all Branch coverage columns in the Structure and Instance Coverage windows.
	Condition	None	Applies the display filter to all Condition coverage columns in the Structure and Instance Coverage windows.
	Expression	None	Applies the display filter to all Expression coverage columns in the Structure and Instance Coverage windows.
	Toggle	None	Applies the display filter to all Toggle coverage columns in the Structure and Instance Coverage windows.

Dataflow Toolbar

The Dataflow toolbar provides access to various tools to use in the Dataflow window.

Figure 2-21. Dataflow Toolbar




Table 2-10. Dataflow Toolbar Buttons

Button	Name	Shortcuts	Description
	Trace Input Net to Event	Menu: Tools > Trace > Trace next event	Move the next event cursor to the next input event driving the selected output.
	Trace Set	Menu: Tools > Trace > Trace event set	Jump to the source of the selected input event.
	Trace Reset	Menu: Tools > Trace > Trace event reset	Return the next event cursor to the selected output.
	Trace Net to Driver of X	Menu: Tools > Trace > TraceX	Step back to the last driver of an unknown value.

Table 2-10. Dataflow Toolbar Buttons

Button	Name	Shortcuts	Description
	Expand Net to all Drivers	None	Display driver(s) of the selected signal, net, or register.
	Expand Net to all Drivers and Readers	None	Display driver(s) and reader(s) of the selected signal, net, or register.
	Expand Net to all Readers	None	Display reader(s) of the selected signal, net, or register.
	Show Wave	Menu: Dataflow > Show Wave	Display the embedded wave viewer pane.

FSM Toolbar

The FSM toolbar provides access to tools that control the information displayed in the FSM Viewer window.

Figure 2-22. FSM Toolbar



Table 2-11. FSM Toolbar Buttons

Button	Name	Shortcuts	Description
	Show State Counts	Menu: FSM View > Show State Counts	(only available when simulating with -coverage) Displays the coverage count over each state.
	Show Transition Counts	Menu: FSM View > Show Transition Counts	(only available when simulating with -coverage) Displays the coverage count for each transition.
	Show Transition Conditions	Menu: FSM View > Show Transition Conditions	Displays the conditions of each transition.
	Track Wave Cursor	Menu: FSM View > Track Wave Cursor	The FSM Viewer tracks your current cursor location.

Table 2-11. FSM Toolbar Buttons

Button	Name	Shortcuts	Description
	Enable Info Mode Popups	Menu: FSM View > Enable Info Mode Popups	Displays information when you mouse over each state or transition

Help Toolbar

The Help toolbar provides a way for you to search the HTML documentation for a specified string. The HTML documentation will be displayed in a web browser.

Figure 2-23. Help Toolbar



Table 2-12. Help Toolbar Buttons

Button	Name	Shortcuts	Description
	Search Documentation	None	A text entry box for your search string.
	Search Documentation	Hotkey: Enter	Activates the search for the term you entered into the text entry box.

Layout Toolbar

The Layout toolbar allows you to select a predefined or user-defined layout of the graphical user interface. Refer to the section “[Customizing the Simulator GUI Layout](#)” for more information.

Figure 2-24. Layout Toolbar



Table 2-13. Layout Toolbar Buttons

Button	Name	Shortcuts	Description
	Change Layout	Menu: Layout > <i>layoutName</i>	A dropdown box that allows you to select a GUI layout.

Memory Toolbar

The Memory toolbar provides access to common functions.

Figure 2-25. Memory Toolbar



Table 2-14. Memory Toolbar Buttons

Button	Name	Shortcuts	Description
	Split Screen	Memory > Split Screen	Splits the memory window.
	Goto Address		Highlights the first element of the specified address.

Mode Toolbar

The Mode toolbar provides access to tools for controlling the mode of mouse navigation.

Figure 2-26. Mode Toolbar



Table 2-15. Mode Toolbar Buttons

Button	Name	Shortcuts	Description
	Select Mode	Menu: Dataflow > Mouse Mode > Select Mode	Set the left mouse button to select mode and middle mouse button to zoom mode.
	Zoom Mode	Menu: Dataflow > Mouse Mode > Zoom Mode	Set left mouse button to zoom mode and middle mouse button to pan mode.
	Pan Mode	Menu: Dataflow > Mouse Mode > Pan Mode	Set left mouse button to pan mode and middle mouse button to zoom mode.

Table 2-15. Mode Toolbar Buttons

Button	Name	Shortcuts	Description
	Edit Mode	Menu: Wave or Dataflow > Mouse Mode > Edit Mode	Set mouse to Edit Mode, where you drag the left mouse button to select a range and drag the middle mouse button to zoom.
	Stop Drawing	None	Halt any drawing currently happening in the window.

Process Toolbar

The Process toolbar contains three toggle buttons (only one can be active at any time) that controls the view of the Process window.

Figure 2-27. Process Toolbar



Table 2-16. Process Toolbar Buttons

Button	Name	Shortcuts	Description
	View Active Processes	Menu: Process > Active	Changes the view of the Processes Window to only show active processes.
	View Processes in Region	Menu: Process > In Region	Changes the view of the Processes window to only show processes in the active region.
	View Processes for the Design	Menu: Process > Design	Changes the view of the Processes window to show processes in the design.
	View Process hierarchy	Menu: Process > Hierarchy	Changes the view of the Processes window to show process hierarchy.

Profile Toolbar

The Profile toolbar provides access to tools related to the profiling windows (Ranked, Calltree, Design Unit, and Structural).

Figure 2-28. Profile Toolbar



Table 2-17. Profile Toolbar Buttons

Button	Name	Shortcuts	Description
	Collapse Sections	Tools > Profile > Collapse Sections	Toggle the reporting for collapsed processes and functions.
	Profile Cutoff	None	Display performance and memory profile data equal to or greater than set percentage.
	Refresh Profile Data	None	Refresh profile performance and memory data after changing profile cutoff.
	Save Profile Results	Tools > Profile > Profile Report	Save profile data to output file (prompts for file name).
	Profile Find	None	Search for the named string.

Schematic Toolbar

The Schematic toolbar provides access to tools for manipulating highlights.

Figure 2-29. NAME Toolbar



Table 2-18. Schematic Toolbar Buttons

Button	Name	Shortcuts	Description
	Erase Highlight	Menu: Dataflow > Erase highlight	Clear the green highlighting which identifies the path you've traversed through the design.
	Erase All	Menu: Dataflow > Erase all	Clear the window.

Table 2-18. Schematic Toolbar Buttons

Button	Name	Shortcuts	Description
	Regenerate	Menu: Dataflow > Regenerate	Clear and redraw the display using an optimal layout.

Simulate Toolbar

The Simulate toolbar provides various tools for controlling your active simulation.

Figure 2-30. Simulate Toolbar




Table 2-19. Simulate Toolbar Buttons

Button	Name	Shortcuts	Description
	Source Navigation	None	Toggles display of hyperlinks in design source files.
	Environment Up	Command: env .. Menu: File > Environment	Changes your environment up one level of hierarchy.
	Environment Back	Command: env -back Menu: File > Environment	Change your environment to its previous location.
	Environment Forward	Command: env -forward Menu: File > Environment	Change your environment forward to a previously selected environment.
	Restart	Command: restart Menu: Simulate > Run > Restart	Reload the design elements and reset the simulation time to zero, with the option of maintaining various settings and objects.
	Run Length	Command: run Menu: Simulate > Runtime Options	Specify the run length for the current simulation.
	Run	Command: run Menu: Simulate > Run > Run default_run_length	Run the current simulation for the specified run length.

Table 2-19. Simulate Toolbar Buttons

Button	Name	Shortcuts	Description
	Continue Run	Command: run -continue Menu: Simulate > Run > Continue	Continue the current simulation run until the end of the specified run length or until it hits a breakpoint or specified break event.
	Run All	Command: run -all Menu: Simulate > Run > Run -All	Run the current simulation forever, or until it hits a breakpoint or specified break event.
	Break	Menu: Simulate > Break Hotkey: Break	Stop a compilation, elaboration, or the current simulation run.
	Step	Command: step Menu: Simulate > Run > Step	Step the current simulation to the next statement.
	Step Over	Command: step -over Menu: Simulate > Run > Step -Over	Execute HDL statements, treating them as simple statements instead of entered and traced line by line.
	Step Out	Command: step -out	Step the current simulation out of the current function or procedure.
	Step Current	Command: step -inst	Step the current simulation into an instance, process or thread.
	Performance Profiling	Menu: Tools > Profile > Performance	Enable collection of statistical performance data.
	Memory Profiling	Menu: Tools > Profile > Memory	Enable collection of memory usage data.
	Edit Breakpoints	Menu: Tools > Breakpoint	Enable breakpoint editing, loading, and saving.

Source Toolbar

The Source toolbar allows you to perform several activities on Source windows.

Figure 2-31. Source Toolbar



Table 2-20. Source Toolbar Buttons

Button	Name	Shortcuts	Description
	Previous Zero Hits	None	Jump to previous line with zero coverage.
	Next Zero Hits	None	Jump to next line with zero coverage.
	Show Language Templates	Menu: Source > Show Language Templates	Display language templates in the left hand side of every open source file.
	Clear Bookmarks	Menu: Source > Clear Bookmarks	Removes any bookmarks in the active source file.

Standard Toolbar

The Standard toolbar contains common buttons that apply to most windows.

Figure 2-32. Standard Toolbar




Table 2-21. Standard Toolbar Buttons

Button	Name	Shortcuts	Description
	New File	Menu: File > New > Source	Opens a new Source text file.
	Open	Menu: File > Open	Opens the Open File dialog
	Save	Menu: File > Save	Saves the contents of the active window or Saves the current wave window display and signal preferences to a macro file (DO fie).
	Reload	Command: Dataset Restart Menu: File > Datasets	Reload the current dataset.

Table 2-21. Standard Toolbar Buttons

Button	Name	Shortcuts	Description
	Print	Menu: File > Print	Opens the Print dialog box.
	Cut	Menu: Edit > Cut Hotkey: Ctrl+x	
	Copy	Menu: Edit > Copy Hotkey: Ctrl+c	
	Paste	Menu: Edit > Paste Hotkey: Ctrl+v	
	Undo	Menu: Edit > Undo Hotkey: Ctrl+z	
	Redo	Menu: Edit > Redo Hotkey: Ctrl+y	
	Find	Menu: Edit > Find Hotkey: Ctrl+f (Windows) or Ctrl+s (UNIX)	Opens the Find dialog box
	Collapse All	Menu: Edit > Expand > Collapse All	
	Expand All	Menu: Edit > Expand > Expand All	

Wave Toolbar

The Wave toolbar allows you to perform specific actions in the Wave window.

Figure 2-33. Wave Toolbar



Table 2-22. Wave Toolbar Buttons

Button	Name	Shortcuts	Description
	Show Drivers	None	Display driver(s) of the selected signal, net, or register in the Dataflow or Wave window.

Table 2-22. Wave Toolbar Buttons

Button	Name	Shortcuts	Description
	Export Waveform	Menu: File > Export > Waveform	Export a created waveform.

Wave Bookmark Toolbar

The Wave Bookmark toolbar allows you to manage your bookmarks of the Wave window

Figure 2-34. Wave Bookmark Toolbar



Table 2-23. Wave Bookmark Toolbar Buttons

Button	Name	Shortcuts	Description
	Add Bookmark	Command: Bookmark Add Wave Menu: Add > To Wave > Bookmark	Clicking this button bookmarks the current view of the Wave window. Click and hold the button to access an additional option to create a custom bookmark.
	Delete All Bookmarks	Command: Bookmark Delete Wave -all	Removes all bookmarks, after prompting for your confirmation.
	Manage Bookmarks		Displays the Bookmark Selection dialog box for managing your bookmarks.
	Jump to Bookmark	Command: Bookmark Goto Wave <name>	Displays a selection group for you to pick which bookmark you want to display.

Wave Compare Toolbar

The Wave Compare toolbar allows you to quickly find differences in a waveform comparison.

Figure 2-35. Wave Compare Toolbar



Table 2-24. Wave Compare Toolbar Buttons

Button	Name	Shortcuts	Description
	Find First Difference	None	Find the first difference in a waveform comparison
	Find Previous Annotated Difference	None	Find the previous annotated difference in a waveform comparison
	Find Previous Difference	None	Find the previous difference in a waveform comparison
	Find Next Difference	None	Find the next difference in a waveform comparison
	Find Next Annotated Difference	None	Find the next annotated difference in a waveform comparison
	Find Last Difference	None	Find the last difference in a waveform comparison

Wave Cursor Toolbar

The Wave Cursor toolbar provides various tools for manipulating cursors in the Wave window.

Figure 2-36. Wave Cursor Toolbar



Table 2-25. Wave Cursor Toolbar Buttons

Button	Name	Shortcuts	Description
	Insert Cursor	None	Adds a new cursor to the active Wave window.
	Delete Cursor	Menu: Wave > Delete Cursor	Deletes the active cursor.

Table 2-25. Wave Cursor Toolbar Buttons

Button	Name	Shortcuts	Description
	Find Previous Transition	Menu: Edit > Signal Search Hotkey: Shift + Tab	Moves the active cursor to the previous signal value change for the selected signal.
	Find Next Transition	Menu: Edit > Signal Search Hotkey: Tab	Moves the active cursor to the next signal value change for the selected signal.
	Find Previous Falling Edge	Menu: Edit > Signal Search	Moves the active cursor to the previous falling edge for the selected signal.
	Find Next Falling Edge	Menu: Edit > Signal Search	Moves the active cursor to the next falling edge for the selected signal.
	Find Previous Rising Edge	Menu: Edit > Signal Search	Moves the active cursor to the previous rising edge for the selected signal.
	Find Next Rising Edge	Menu: Edit > Signal Search	Moves the active cursor to the next rising edge for the selected signal.

Wave Edit Toolbar

The Wave Edit toolbar provides easy access to tools for modifying an editable wave.

Figure 2-37. Wave Edit Toolbar



Table 2-26. Wave Edit Toolbar Buttons

Button	Name	Shortcuts	Description
	Insert Pulse	Menu: Wave > Wave Editor > Insert Pulse Command: wave edit insert_pulse	Insert a transition at the selected time.
	Delete Edge	Menu: Wave > Wave Editor > Delete Edge Command: wave edit delete	Delete the selected transition.

Table 2-26. Wave Edit Toolbar Buttons

Button	Name	Shortcuts	Description
	Invert	Menu: Wave > Wave Editor > Invert Command: wave edit invert	Invert the selected section of the waveform.
	Mirror	Menu: Wave > Wave Editor > Mirror Command: wave edit mirror	Mirror the selected section of the waveform.
	Change Value	Menu: Wave > Wave Editor > Value Command: wave edit change_value	Change the value of the selected section of the waveform.
	Stretch Edge	Menu: Wave > Wave Editor > Stretch Edge Command: wave edit stretch	Move the selected edge by increasing/decreasing waveform duration.
	Move Edge	Menu: Wave > Wave Editor > Move Edge Command: wave edit move	Move the selected edge without increasing/decreasing waveform duration.
	Extend All Waves	Menu: Wave > Wave Editor > Extend All Waves Command: wave edit extend	Increase the duration of all editable waves.

Wave Expand Time Toolbar

The Wave Expand Time toolbar provides access to enabling and controlling wave expansion features.

Figure 2-38. Wave Expand Time Toolbar



Table 2-27. Wave Expand Time Toolbar Buttons

Button	Name	Shortcuts	Description
	Expanded Time Off	Menu: Wave > Expanded Time > Off	turns off the expanded time display (default mode)
	Expanded Time Deltas Mode	Menu: Wave > Expanded Time > Deltas Mode	displays delta time steps

Table 2-27. Wave Expand Time Toolbar Buttons

Button	Name	Shortcuts	Description
	Expanded Time Events Mode	Menu: Wave > Expanded Time > Events Mode	displays event time steps
	Expand All Time	Menu: Wave > Expanded Time > Expand All	expands simulation time over the entire simulation time range, from 0 to current time
	Expand Time at Active Cursor	Menu: Wave > Expanded Time > Expand Cursor	expands simulation time at the simulation time of the active cursor
	Collapse All Time	Menu: Wave > Expanded Time > Collapse All	collapses simulation time over entire simulation time range
	Collapse Time at Active Cursor	Menu: Wave > Expanded Time > Collapse Cursor	collapses simulation time at the simulation time of the active cursor

Zoom Toolbar

The Zoom toolbar allows you to change the view of the Wave window.

Figure 2-39. Zoom Toolbar



Table 2-28. Zoom Toolbar Buttons

Button	Name	Shortcuts	Description
	Zoom In	Menu: Wave > Zoom > Zoom In Hotkey: i, I, or +	Zooms in by a factor of 2x
	Zoom Out	Menu: Wave > Zoom > Zoom Out Hotkey: o, O, or -	Zooms out by a factor of 2x
	Zoom Full	Menu: Wave > Zoom > Zoom Full Hotkey: f or F	Zooms to show the full length of the simulation.

Table 2-28. Zoom Toolbar Buttons

Button	Name	Shortcuts	Description
	Zoom in on Active Cursor	Menu: Wave > Zoom > Zoom Cursor Hotkey: c or C	Zooms in by a factor of 2x, centered on the active cursor


Processes Window

The Processes window displays a list of HDL processes in one of four viewing modes: Active, In Region, Design, and Hierarchical. The Design view mode is intended for primary navigation of ESL (Electronic System Level) designs where processes are a foremost consideration.

Hierarchical mode displays a tree view of any SystemVerilog nested fork-joins.

By default, this window displays the active processes in your simulation (Active view mode). The title bar of the window displays “Processes (Active)” ([Figure 2-40](#)).

Figure 2-40. Processes (Active) Window




You can change the display to show all the processes in a region ([Figure 2-42](#)) or in the entire design by doing any one of the following:

- When the Processes window is docked, select **Process > In Region** or **Process > Design** from the Main window menu. This window must be selected (active) for the Process menu selection to appear in the Main window menu bar.
- When the Processes window is undocked, select **View > In Region** or **View > Design** from the menu bar.
- Click (LMB) the **View Processes In Region** or the **View Processes in the Design** button in the Process Toolbar ([Figure 2-41](#)).

Figure 2-41. Process Toolbar



- Right-click (RMB) in the Process window and select **In Region** or **Design** from the popup context menu.

Figure 2-42. Processes (In Region) Window

Name	Type (filtered)	State	Order	Parent Path
#INITIAL#17	Initial	Ready	4	/test_counter
#INITIAL#23	Initial	Ready	5	/test_counter
#INITIAL#30	Initial	Ready	6	/test_counter

The In Region view mode allows you to display all processes recursively or non-recursively inside the currently selected context. The non-recursive mode is the default.

The view mode you select is persistent and is “remembered” when you exit the simulation. The next time you bring up the tool, this window will initialize in the last view mode used.

Displaying the Processes Window

To display the Process window, do either of the following:

- Select **View > Process** in the Main menu.
- Use the command:

view process

When undocked, the Processes Window contains the following toolbars:

- Standard Toolbar
- Process Toolbar

These toolbars are included in the Main window when the Process window is docked.

Viewing Data in the Processes Window

This window is populated when you select a view mode (Active, In Region, Design, or Hierarchical). When you select the In Region view mode, the processes shown in this window will change according to the region you select in the Structure window. In addition, the data in this window will change as you run your simulation and processes change states or become inactive.

Column Descriptions

- Name — The name of the process.
- Type — The process type, according to the language used.
- State — The process state.

- Order — The execution order of all processes in the Active and Ready states.
- Parent Path — The hierarchical parent pathname of the process.

Each process in the window is identified according to its process state, as shown in the **State** column. The different process states are defined as follows:

- **Idle** — Indicates an inactive SystemC Method, or a process that has never been active.
- **Wait** — Indicates the process is waiting for a wake up trigger (change in VHDL signal, Verilog net, SystemC signal, or a time period).
- **Ready** — Indicates the process is scheduled to be executed in current simulation phase (or in active simulation queue) of current delta cycle.
- **Active** — Indicates the process is currently active and being executed.
- **Queued** — Indicates the process is scheduled to be executed in current delta cycle, but not in current simulation phase (or in active simulation queue).
- **Done** — Indicates the process has been terminated, and will never restart during current simulation run.

Processes in the Idle and Wait states are distinguished as follows. Idle processes (except for ScMethods) have never been executed before in the simulation, and therefore have never been suspended. Idle processes will become Active, Ready, or Queued when a trigger occurs. A process in the Wait state has been executed before but has been suspended, and is now waiting for a trigger.

SystemC methods can have one of the four states: Active, Ready, Idle or Queued. When ScMethods are not being executed (Active), or scheduled (Ready or Queued), they are inactive (Idle). ScMethods execute in 0 time, whenever they get triggered. They are never suspended or terminated.

The Idle state will occur only for SC processes or methods. It will never occur for HDL processes.

The **Type** column displays the process type according to the language used. It includes the following types:

- Always
- Assign
- Final
- Fork-Join (dynamic process like fork-join, sc_spawn, and so forth.)
- Initial
- Implicit (internal processes created by simulator like Implicit wires, and so forth.)

- Primitive (UDP, Gates, and so forth.)
- ScMethod
- ScThread (SC Thread and SC CThread processes)
- VHDL Process

The **Order** column displays the execution order of all processes in the Active and Ready states in the active kernel queue. Processes that are not in the Active or Ready states do not yet have any order. The Order column displays a ‘-’ for such processes. The Process window updates the execution order automatically as simulation proceeds.


By default, this window’s data is sorted according to the Order column. You can sort by another column by simply clicking a column heading. You can also change the sort mode using the Process Display Options dialog (next section). Four sort modes are available: by process name, type, state, or order.

Processes Window Display Options

By default, all processes are displayed without the full hierarchical context (path). You can display processes with the full path by doing any of the following:

- Select **Process > Show Full Path** from the Main window menus when the Processes window is docked ([Figure 2-43](#)).


Figure 2-43. Selecting Show Full Path from Process Menu



- Select **View > Show Full Path** when the window is undocked.
- Right-click (RMB) anywhere in this window and select **Show Full Path** from the popup context menu.

This window also displays data based on the display options you select from the Process Display Options dialog ([Figure 2-44](#)).

Figure 2-44. Process Display Options Dialog



You can open this dialog by doing one of the following:

- Select **Process > Display Options** from the Main window menu when this window is docked.
- Select **View > Display Options** when this window is undocked.
- Right-click (RMB) anywhere in this window and select **Display Options** from the popup context menu.

With the Process Display Options dialog you can:

- Select which process mode to display (Active is the default). When the In Region display mode is selected you can elect to view the region recursively.
- Sort the displayed process by Name, Type, State, or Order (Order is the default).
- Display All process states (the default) or selected process states. When you filter the display according to specific process states, the heading of the State column changes to “State (filtered)” as shown in [Figure 2-45](#).

Figure 2-45. Column Heading Changes When States are Filtered

Name	Type (filtered)	State (filtered)	Order	Parent Path
#ALWAYS#35	Always	Ready	3	/top/m
#ALWAYS#155	Always	Ready	2(Next Active)	/top/c

- Select the process type to be displayed (“No Implicit & Primitive” is the default). The default “No Implicit & Primitive” selection causes the Process window to display all process types except implicit and primitive types. When you filter the display according to specific process types, the heading of the Type column becomes “Type (filtered)”, as shown in [Figure 2-45](#).

Once you select the options, data will update as the simulation runs and processes change their states. When the In Region view mode is selected, data will update according to the region selected in the Structure window.

Post-Processing Mode

This window also shows data in the post-processing (WLF view or Coverage view) mode. You will need to log processes in the simulation mode to be able to view them in post-processing mode.

In the post-processing mode, the default selection values will be same as the default values in the live simulation mode.

Things to remember about the post-processing mode:

- There are no active processes, so the Active view mode selection will not show anything.
- All processes will have same ‘Done’ state in the post-processing mode.
- There is no order information, so the Order column will show ‘-’ for all processes.

Set Ready Process as Next Active Process

You can select any “Ready” process and set it to be the next Active process executed by the simulator, ahead of any other queued processes. To do this, simply right-click (RMB) any “Ready” process and select **Set Next Active** from the popup context menu ([Figure 2-46](#)).

Figure 2-46. Set Next Active RMB Menu Selection



When you set a process as the next active process, you will see “(Next Active)” in the Order column of that process ([Figure 2-47](#)).

Figure 2-47. Next Active Process Displayed in Order Column

Name	Type (filtered)	State	Order	Parent Path
#ALWAYS#35	Always	Ready	3	/top/m
#ALWAYS#155	Always	Ready	2(Next Active)	/top/c
#INITIAL#69	Initial	Active	1	/top/p
#ASSIGN#25	Assign	Wait	-	/top/p
#ASSIGN#24	Assign	Wait	-	/top/p
#ASSIGN#23	Assign	Wait	-	/top/p
#ASSIGN#21	Assign	Wait	-	/top/c/s3

Create Textual Process Report


You can create a textual report of all processes by entering the [process report](#) command at the command line.

Syntax

process report [-file <filename>] [-append]

If <filename> is not given, then the output is redirected to stdout ([Figure 2-48](#)). If the -append option is used, the process report will be appended into the file instead of overwriting it.

Figure 2-48. Sample Process Report in the Transcript Window



```

Transcript
#
# -----
# Processes Report
# -----
# Configuration:
#   View Mode    = [active]
#   Visible Types = [noimplprim]
#   Visible States = [all]
#   Sort Mode    = [order]
#   Fullpath     = 1
#
# | Type      | State | Order | Name
# -----
# | Initial   | Active | 1     | /top/p/#INITIAL#69
# | Always    | Ready  | 2     | /top/c/#ALWAYS#155
# | Always    | Ready  | 3     | /top/m/#ALWAYS#35
#
#

```


Call Stack Window

The Call Stack window displays the current call stack when you single step your simulation, when the simulation has encountered a breakpoint, or when you select any process in either the Structure or Processes windows. When debugging your design you can use the call stack data to analyze the depth of function calls, which include Verilog functions and tasks, VHDL functions and procedures, SystemC methods and threads, and C/C++ functions that led up to the current point of the simulation.

Accessing the Call Stack Window

View > Call Stack

Figure 2-49. Call Stack Window



#	In	Line	File	Address
0	Module bot	30	C:/QuestaTestcases/callstackView/callstack.sv	7e83a722
1	Function f3	25	C:/QuestaTestcases/callstackView/callstack.sv	7e83a41f
2	Function f2	20	C:/QuestaTestcases/callstackView/callstack.sv	7e83a18f
3	Function f1	15	C:/QuestaTestcases/callstackView/callstack.sv	7e839efd
4	Module top	35	C:/QuestaTestcases/callstackView/callstack.sv	7e83a9b5

Using the Call Stack Window

This window contains five columns of information to assist you in debugging your design:

- # — indicates the depth of the function call, with the most recent at the top.
- In — indicates the function.

- Line — indicates the line number containing the function call.
- File — indicates the location of the file containing the function call.
- Address — indicates the address of the execution in a foreign subprogram, such as C.

This window allows you to perform the following actions:

- Double-click on the line of any function call:
 - Displays the local variables at that level in the [Locals Window](#).
 - Displays the corresponding source code in the [Source Window](#).
- Right-click in the column headings
 - Displays a pop-up window that allows you to show or hide columns.

Class Tree Window

The Class Tree window provides a hierarchical view of your SystemVerilog classes, including any extensions of other classes, related methods and properties, as well as any covergroups.

Figure 2-50. Class Tree Window

The screenshot shows the ModelSim Class Tree window with the following data:

Class	Type	File	Unique Id	Scope
wb_request	Class	wishbone_transac..		
wb_response	Class	wishbone_transac..		
wb_transaction	Class	wishbone_transac..		
wishbone_driver	Class	wishbone_driver....		
Extends avm_threaded_comp...	Class	avm_threaded_c...		
Extends avm_named_com...	Class	avm_named_com...		
Methods				
Properties				
Methods				
Properties				
Covergroups				
wishbone_cvg	Covergroup			/top/cop2mac_wbttarget_cov
Methods				
Properties				
x= op	SVCoverpoint			
x= cti	SVCoverpoint			
x= incr	SVCoverpoint			
x= status	SVCoverpoint			

Displaying the Class Tree Window

- Select **View > Class Browser > Class Tree**

- Use the command:

```
view classtree
```

GUI Elements of the Class Tree Window

This section describes the GUI elements specific to the Class Tree window.

Icons

Table 2-29. Class Tree Window Icons

Icon	Description
	Class
	Parameterized Class
	Function
	Task
	Variable
	Virtual Interface
	Covergroup
	Structure

Column Descriptions

- Class — The name of the item.
- Type — The type of item.
- File — The source location of item.
- Unique Id — (only parameterized classes) The internal name of the parameterized class.
- Scope — (only covergroups) The scope of the covergroup.

Menu Items

- View Declaration — Highlights the line of code where the item is declared, opening the source file if necessary.
- View as Graph — (only available for classes) Displays the class and any dependent classes in the Class Graph window.

- Filter — allows you to filter out methods and or properties
- Organize by Base Class — reorganizes the window so that the base classes are at the top of the hierarchy.
- Organize by Extended Class — (default view) reorganizes the window so that the extended classes are at the top of the hierarchy.

Toolbar Items


When undocked, this window contains the following toolbars:

- [Help Toolbar](#)
- [Standard Toolbar](#)

Class Graph Window

The Class Graph window provides a graphical view of your SystemVerilog classes, including any extensions of other classes and related methods and properties.

Figure 2-51. Class Graph Window



Displaying the Class Graph Window

- Select **View > Class Browser > Class Graph**
- Use the command:
`view classgraph`

GUI Elements of the Class Graph Window

This section describes the GUI elements specific to the Class Graph window.

Navigation

- Left click-drag — allows you to move the contents around in the window.
- Middle Mouse scroll — zooms in and out.
- Middle mouse button strokes:
 - Upper left — zoom full
 - Upper right — zoom out. The length of the stroke changes the zoom factor.
 - Lower right — zoom area.
- Arrow Keys — scrolls the window in the specified direction.
 - Unmodified — scrolls by a small amount.
 - Ctrl+<arrow key> — scrolls by a larger amount
 - Shift+<arrow key> — shifts the view to the edge of the display

Menu Items

- Filter — allows you to filter out methods and or properties
- Organize by Base Class — reorganizes the window so that the base classes are at the top of the hierarchy.
- Organize by Extended Class — (default view) reorganizes the window so that the extended classes are at the top of the hierarchy.

Toolbars

When undocked, the window contains the following toolbar:

- [Zoom Toolbar](#)

Dataflow Window


The Dataflow window allows you to explore the "physical" connectivity of your design.

Note



OEM versions of ModelSim have limited Dataflow functionality. Many of the features described below will operate differently. The window will show only one process and its attached signals or one signal and its attached processes, as displayed in [Figure 2-52](#).

Figure 2-52. Dataflow Window - ModelSim



The Dataflow window displays:

- processes
- signals, nets, and registers

The window has built-in mappings for all Verilog primitive gates (that is, AND, OR, PMOS, NMOS, and so forth.). For components other than Verilog primitives, you can define a mapping between processes and built-in symbols. See [Symbol Mapping](#) for details.

When undocked, the Dataflow window contains the following toolbars:

- [Standard Toolbar](#)
- [Compile Toolbar](#)
- [Simulate Toolbar](#)
- [Wave Cursor Toolbar](#)
- [Dataflow Toolbar](#)
- [Wave Toolbar](#)
- [Zoom Toolbar](#)

FSM List Window

Use this window to view a list of finite state machines in your design.

This window is populated when you specify any of the following switches during compilation (vcom/vlog).


- +cover or +cover=f
- +acc or +acc=f

Accessing

Access the window using either of the following:

- Menu item: View > FSM List
- Command: view fsmList

Figure 2-53. FSM List Window



The screenshot shows a Windows-style application window titled "FSM List". The window contains a table with three columns: "Instance", "States", and "Transitions". There are five rows of data, each starting with a blue diamond icon. The data is as follows:

Instance	States	Transitions
sim:/rice_tb/calvin/I0/present_state	10	21
sim:/rice_tb/calvin/I1/present_state	7	17
sim:/rice_tb/hobbs/present_state	3	7
sim:/rice_tb/hobbs/I0/present_state	10	21
sim:/rice_tb/hobbs/I1/present_state	14	30

GUI Elements of the FSM List Window

This section describes GUI elements specific to this Window.

Column Descriptions

Table 2-30. FSM List Window Columns

Column Title	Description
Instance	Lists the FSM instances. You can reduce the number of path elements in this column by selecting the FSM List > Options menu item and altering the Number of Path Elements selection box.
States	The number of states in the FSM.
Transitions	The number of transitions in the FSM.

Popup Menu

Right-click on one of the FSMs in the window to display the popup menu and select one of the following options:

Table 2-31. FSM List Window Popup Menu

Popup Menu Item	Description
View FSM	Opens the FSM in the FSM Viewer window.
View Declaration	Opens the source file for the FSM instance.
Set Context	Changes the context to the FSM instance.
Add to <window>	Adds FSM information to the specified window.

FSM Viewer Window

Use the FSM Viewer window to graphically analyze finite state machines in your design. You can view FSMs as follows:


- Analyze FSMs and their coverage data — you must specify +cover=f during compilation and -coverage on the vsim command line to fully analyze FSMs with coverage data.
- Analyze FSMs without coverage data — you must specify the +acc=f switch during compilation (vcom/vlog) or optimization (vopt) to analyze FSMs with the FSM Viewer window.

Accessing

Access the window:

- From the FSM List window, double-click on the FSM you want to analyze.
- From the Objects, Locals, or Missed FSMs windows, click on the FSM button  for the FSM you want to analyze.

Figure 2-54. FSM Viewer Window



FSM Viewer Window Tasks

This section describes tasks for using the FSM Viewer window.

Using the Mouse in the FSM Viewer

These mouse operations are defined for the FSM Viewer:

- The mouse wheel performs zoom & center operations on the diagram.
 - Mouse wheel up — zoom out.
 - Mouse wheel down — zoom in.Whether zooming in or out, the view will re-center towards the mouse location.
- Left mouse button — click and drag to move the view of the FSM.
- Middle mouse button — click and drag to perform the following stroke actions:
 - Up and left — Zoom Full.

- Up and right — Zoom Out. The amount is determined by the distance dragged.
- Down and right — Zoom In on the area of the bounding box.

Using the Keyboard in the FSM Viewer


These keyboard operations are defined for the FSM Viewer:

- Arrow Keys — scrolls the window in the specified direction.
 - Unmodified — scrolls by a small amount.
 - Ctrl+<arrow key> — scrolls by a larger amount.
 - Shift+<arrow key> — shifts the view to the edge of the display.

GUI Elements of the FSM Viewer Window

This section describes GUI elements specific to this Window.

Table 2-32. FSM Viewer Window — Graphical Elements

Graphical Element	Description	Definition
 CTRL	Blue state bubble	Default appearance for non-reset states.
 IDLE	Tan state bubble with double outline.	Indicates a reset state.
	Transition box	Contains information about the transition, <ul style="list-style-type: none">• Cond: specifies the transition condition¹• Count: specifies the coverage count
	Black transition line.	Indicates a transition.
	Red transition line.	Indicates a transition that has zero (0) coverage.

1. The condition format is based on the GUI_expression_format [Operators](#).

Popup Menu

Right-click in the window to display the popup menu and select one of the following options:

Table 2-33. FSM View Window Popup Menu

Popup Menu Item	Description
Transition	Only available when right-clicking on a transition. <ul style="list-style-type: none">• View Source — Opens the source file containing the state machine and highlights the transition code.• View Full Text — Opens the View Transition dialog box, which contains the full text of the condition.
View Declaration	Opens the source file and bookmarks the file line containing the declaration of the state machine
Zoom Full	
Set Context	Executes the env command to change the context to that of the state machine.
Add to Wave Add to List Add to Log Add to Dataflow	Adds information about the state machine to the specific window.

FSM View Menu

This menu becomes available in the Main menu when the FSM View window is active.

Table 2-34. FSM View Menu

FSM View Menu Item	Description
Show State Counts	Displays the coverage counts for each state in the state bubble.
Show Transition Counts	Displays the coverage counts for each transition.
Show Transition Conditions	Displays the condition for each transition. The condition format is based on the GUI_expression_format Operators .
Enable Info Mode Popups	Displays popup information when you hover over a state or transition.
Track Wave Cursor	Displays current and previous state information based on the cursor location in the Wave window.
Show Transitions to “Reset”	Displays any transitions to the reset state.

Table 2-34. FSM View Menu


FSM View Menu Item	Description
Options	Displays the FSM Display Options dialog box, which allows you to control the grouping of signals when selecting Add to Wave from the popup menu.

List Window

The List window displays a textual representation of waveforms, which you can configure to show events and delta events for the signals or objects you have added to the window.

You can view the following object types in the List window:

- VHDL — signals, aliases, process variables, and shared variables
- Verilog — nets, registers, and variables
- Virtuals — virtual signals and functions

Figure 2-55. List Window

Displaying the List Window

- Select **View > List**
- Use the command:

```
view list
```

Viewing Data in the List Window

You can add information to the List window by right-clicking on signals and objects in the Objects window or the Structure window and selecting Add to List. You can also use the [add list](#) command.

Selecting Multiple Signals

To create a larger group of signals and assign a new name to this group, do the following:

1. Select a group of signals
 - Shift-click on signal columns to select a range of signals.
 - Control-click on signal columns to select a group of specific signals.
2. Select **List > Combine Signals**
3. Complete the Combine Selected Signals dialog box
 - Name — Specify the name you want to appear as the name of the new signal.
 - Order of Indexes — Specify the order of the new signal as ascending or descending.
 - Remove selected signals after combining — Specify whether the grouped signals should remain in the List window.

This process creates virtual signals. For more information, refer to the section [Virtual Signals](#).

GUI Elements of the List Window

This section describes the GUI elements specific to the List window.

Column Descriptions

The window is divided into two adjustable columns, which allow you to scroll horizontally through the listing on the right, while keeping time and delta visible on the left.

- The left column shows the time and any deltas that exist for a given time.
- The right column contains the data for the signals and objects you have added for each time shown in the left column. The top portion of the window contains the names of the signals. The bottom portion shows the signal values for the related time.

Note



The display of time values in the left column is limited to 10 characters. Any time value of more than 10 characters is replaced with the following:

too narrow

Markers

The markers in the List window are analogous to cursors in the Wave window. You can add, delete and move markers in the List window similarly to the Wave window. You will notice two different types of markers:

- Active Marker — The most recently selected marker shows as a black highlight.
- Non-active Marker — Any markers you have added that are not active are shown with a green border.

You can manipulate the markers in the following ways:

- Setting a marker — When you click in the right-hand portion of the List window, you will highlight a given time (black horizontal highlight) and a given signal or object (green vertical highlight).
- Moving the active marker — List window markers behave the same as Wave window cursors. There is one active marker which is where you click along with inactive markers generated by the Add Marker command. Markers move based on where you click. The closest marker (either active or inactive) will become the active marker, and the others remain inactive.
- Adding a marker — You can add an additional marker to the List window by right-clicking at a location in the right-hand side and selecting Add Marker.
- Deleting a marker — You can delete a marker by right-clicking in the List window and selecting Delete Marker. The marker closest to where you clicked is the marker that will be deleted.

Menu Items

The following menu items are available from the right-click menu within the List window:

- Examine — Displays the value of the signal over which you used the right mouse button, at the time selected with the Active Marker
- Add Marker — Adds a marker at the location of the Active Marker.
- Delete Marker — Deletes the closest marker to your mouse location.

The following menu items are available when the List window is active:

- List > Add Marker — Adds a marker at the location of the Active Marker.
- List > Delete Marker — Deletes the closest marker to your mouse location.
- List > Combine Signals — Combines the signals you've selected in the List window.
- List > List Preferences — Allows you to specify the preferences of the List window.

- File > Export > Tabular List — Exports the information in the List window to a file in tabular format. Equivalent to the command:

```
write list <filename>
```

- File > Export > Event List — Exports the information in the List window to a file in print-on-change format. Equivalent to the command:

```
write list -event <filename>
```

- File > Export > TSSI List — Exports the information in the List window to a file in TSSI. Equivalent to the command:

```
write tssi -event <filename>
```

- Edit > Signal Search — Allows you to search the List window for activity on the selected signal.

Menu Items


When undocked, the List window contains the following toolbar:

- Standard Toolbar

Locals Window

The Locals window displays data objects declared in the current, or local, scope of the active process. These data objects are immediately visible from the statement that will be executed next, which is denoted by a blue arrow in a Source window. The contents of the window change from one statement to the next.

Figure 2-56. Locals Window



The Locals window is a table with two columns: Name and Value. It lists data objects under two sections: 'only' and 'line_43'. The 'only' section contains five entries: 'addr_size' (diamond icon), 'set_size' (diamond icon), 'word_size' (diamond icon), 'size' (diamond icon) with value '32', and 'dly' (diamond icon) with value '{5 ns}'. The 'line_43' section contains three entries, each preceded by a '+' sign and a diamond icon: 'data_mem' with value '{{UUUUUUUUUUUUUL}', 'atag_mem' with value '{{UUU}; {UUU}; {UUU}}', and 'valid_mem' with value '{false false false false}'.

	Name	Value
<hr/>		
— only —		
	addr_size	
	set_size	
	word_size	
	size	32
	dly	{5 ns}
<hr/>		
— line_43 —		
+	data_mem	{{UUUUUUUUUUUUUL}}
+	atag_mem	{{UUU}; {UUU}; {UUU}}
+	valid_mem	{false false false false}

Displaying the Locals Window

- Select **View > Locals**

- Use the command:

view locals

Viewing Data in the Locals Window

You cannot actively place information in the Locals window, it is updated as you go through your simulation. However, there are several ways you can trigger the Locals window to be updated.

- Run your simulation while debugging.
- Select a Process from the [Processes Window](#).
- Select a Verilog function or task or VHDL function or procedure from the [Call Stack Window](#).

GUI Elements of the Locals Window

This section describes the GUI elements specific to the Locals Window.

Column Descriptions

- **Name** — lists the names of the immediately visible data objects. This column also includes design object icons for the objects, refer to the section “[Design Object Icons and Their Meaning](#)” for more information.
- **Value** — lists the current value(s) associated with each name.
- **State Count** — Not shown by default. This column, State Hits, and State % are all specific to coverage analysis
- **State Hits** — Not shown by default.
- **State %** — Not shown by default.

Menu Items

- **View Declaration** — Displays, in the Source window, the declaration of the object.

You can access this feature from the Locals menu of the Main window or the right-click menu in the Locals window.

- **Add** — Adds the selected object(s) to the specified window (Wave, List, Log, Dataflow).

You can access this feature from the Add menu of the Main window, the right-click menu of the Locals window, or the Add menu of the undocked Locals window.

- **Change** — Displays the [Change Selected Variable Dialog Box](#), which allows you to alter the value of the object.

You can access this feature from the Locals menu of the Main window or the right-click menu in the Locals window.


Menu Items

When undocked, the Locals window contains a subset of the [Standard Toolbar](#).

Change Selected Variable Dialog Box

This dialog box allows you to change the value of the object you selected. When you click Change, the tool executes the [change](#) command on the object.

Figure 2-57. Change Selected Variable Dialog Box



The Change Selected Variable dialog is prepopulated with the following information about the object you had selected in the Locals window:


- Variable Name — contains the complete name of the object.
- Value — contains the current value of the object.

When you change the value of the object, you can enter any value that is valid for the variable. An array value must be specified as a string (without surrounding quotation marks). To modify the values in a record, you need to change each field separately.

Memory and Memory Data Windows

The Main window lists all memories in your design in the Memory window and displays the contents of a selected memory in the Memory Data window.

Figure 2-58. Memory and Memory Data Windows



The Memory window is from the top-level of the design. In other words, it is not sensitive to the context selected in the Structure window.

When undocked, the Memory window allows access to the [Memory Toolbar](#).

ModelSim identifies certain kinds of arrays in various scopes as memories. Memory identification depends on the array element kind as well as the overall array kind (that is, associative array, unpacked array, and so forth.).

Table 2-35. Memories

	VHDL	Verilog/SystemVerilog	SystemC
Element Kind¹	enum ² , bit_vector, floating point type, std_logic_vector, std_ulogic_vector, or integer type	any integral type (that is, integer_type): shortint, int, longint, byte, bit (2 state), logic, reg, integer, time (4 state), packed_struct / packed_union (2 state), packed_struct / packed_union (4 state), packed_array (single-Dim, multi-D, 2 state and 4 state), enum or string.	unsigned char, unsigned short, unsigned int, unsigned long, unsigned long long, char, short, int, float double, enum sc_bigint sc_biguint sc_int sc_uint sc_signed sc_unsigned
Scope: Recognizable in	architecture, process, or record	module, interface, package, compilation unit, struct, or static variables within a task / function / named block / class	sc_module

Table 2-35. Memories

	VHDL	Verilog/SystemVerilog	SystemC
Array Kind	single-dimensional or multi-dimensional	any combination of unpacked, dynamic and associative arrays ³ ; real/shortreal and float	single-dimensional or multi-dimensional

1. The element can be "bit" or "std_ulogic" if the array has dimensionality ≥ 2 .
2. These enumerated types must have at least one enumeration literal that is not a character literal. The listed width is the number of entries in the enumerated type definition and the depth is the size of the array itself.
3. Any combination of unpacked, dynamic, and associative arrays is considered a memory, provided the leaf level of the data structure is a string or an integral type.

Associative Arrays in Verilog/SystemVerilog

For an associative array to be recognized as a memory, the index must be of an integral type (see above) or wildcard type.

For associative arrays, the element kind can be any type allowed for fixed-size arrays.

Viewing Single and Multidimensional Memories

For single and multi-dimensional VHDL arrays to be considered memories, the following rules apply:

- Any one-dimensional array whose element type is:
 - an integer type (including type INTEGER),
 - a floating point type (including REAL), or
 - an enumeration subtype whose enumeration literals include at least one non-character literal (this requirement disqualifies any one-dimensional array of BIT or STD_ULOGIC in particular).
- Any one-dimensional array of:
 - BIT_VECTOR,
 - STD_LOGIC_VECTOR, or
 - STD_ULOGIC_VECTOR.
- Any multidimensional ($N \geq 2$) array of:
 - an integer type,
 - a floating point type, or

- an enumeration type whose enumeration literal includes at least one non-character literal.

Single dimensional arrays of integers are interpreted as 2D memory arrays. In these cases, the word width listed in the Memory window is equal to the integer size, and the depth is the size of the array itself.

Memories with three or more dimensions display with a plus sign '+' next to their names in the Memory window. Click the '+' to show the array indices under that level. When you finally expand down to the 2D level, you can double-click on the index, and the data for the selected 2D slice of the memory will appear in a memory contents window.

Viewing Packed Arrays

By default packed dimensions are treated as single vectors in the memory contents window. To expand packed dimensions of packed arrays, select **View > Memory Contents > Expand Packed Memories**.

To change the permanent default, edit the PrefMemory(ExpandPackedMem) variable. This variable affects only packed arrays. If the variable is set to 1, the packed arrays are treated as unpacked arrays and are expanded along the packed dimensions such that they appear as a linearized bit vector. See [Simulator GUI Preferences](#) for details on setting preference variables.


Viewing Memory Contents

When you double-click an instance on the Memory window, ModelSim automatically displays a Memory Data window, where the name used on the tab is taken from the name of the instance, as seen in the Memory window. You can also enter the command **add mem <instance>** at the **vsim** command prompt.

Viewing Multiple Memory Instances

You can view multiple memory instances simultaneously. A Memory Data window appears for each instance you double-click in the Memory window. When you open more than one window for the same memory, the name of the tab receives a numerical identifier after the name, such as "(2)".

Figure 2-59. Viewing Multiple Memories



Saving Memory Formats in a DO File

You can save all open memory instances and their formats (for example, address radix, data radix, and so forth) by creating a DO file. With the memory tab active, select **File > Save Format**. The “Save memory format” dialog box opens, where you can specify the name for the saved file. By default it is named *mem.do*. The file will contain all open memory instances and their formats. To load it at a later time, select **File > Load**.

Direct Address Navigation

You can navigate to any address location directly by editing the address in the address column. Double-click on any address, type in the desired address, and hit **Enter**. The address display scrolls to the specified location.


Splitting the Memory Contents Window

To split a memory contents window into two screens displaying the contents of a single memory instance, so any one of the following:

- select **Memory Data > Split Screen** if docked.
- select **View > Split Screen** if undocked.
- right-click in the window and select **Split Screen** from the pop-up menu.

This allows you to view different address locations within the same memory instance simultaneously.

Figure 2-60. Split Screen View of Memory Contents



Message Viewer Window

The Message Viewer window allows you to easily access, organize, and analyze any Note, Warning, Error or other elaboration and runtime messages written to the transcript during the simulation run.

Displaying the Message Viewer Window

- Select **View > Message Viewer**
- Use the command:
view msgviewer
- Open a dataset:
dataset open <WLF_file>

Viewing Data in the Message Viewer Window

By default, the tool writes transcribed messages during elaboration and runtime to both the transcript and the WLF file. By writing messages to the WLF file, the Message Viewer window is able to organize the messages for your analysis during the current simulation as well as during post simulation.

You can control what messages are available in the transcript, WLF file, or both with the following switches:

- **displaymsgmode** messages — User generated messages resulting from calls to Verilog Display System Tasks and PLI/FLI print function calls. By default, these messages are written only to the transcript, which means you cannot access them through the Message Viewer window. In many cases, these user generated messages are intended to be output as a group of transcribed messages, thus the default of transcript only. The Message Viewer treats each message individually, therefore you could lose the context of these grouped messages by modifying the view or sort order of the Message Viewer.

To change this default behavior you can use the **-displaymsgmode** argument to [vsim](#). The syntax is:

```
vsim -displaymsgmode {both | tran | wlf}
```

You can also use the [displaymsgmode](#) variable in the modelsim.ini file.

The message transcripting methods that are controlled by **-displaymsgmode** include:

- Verilog Display System Tasks — \$write, \$display, \$monitor, and \$strobe. The following also apply if they are sent to STDOUT: \$fwrite, \$fdisplay, \$fmonitor, and \$fstrobe.
- FLI Print Function Calls — mti_PrintFormatted and mti_PrintMessage.
- PLI Print Function Calls — io_printf and vpi_printf.
- **msgmode** messages — All elaboration and runtime messages not part of the **displaymsgmode** messages. By default, these messages are written to the transcript and the WLF file, which provides access to the messages through the Message Viewer window. To change this default behavior you can use the **-msgmode** argument to [vsim](#).

The syntax is:

```
vsim -msgmode {both | tran | wlf}
```

You can also use the [msgmode](#) variable in the modelsim.ini file.

Message Viewer Window Tasks

[Figure 2-61](#) and [Table 2-36](#) provide an overview of the Message Viewer and several tasks you can perform.

Figure 2-61. Message Viewer Window




Table 2-36. Message Viewer Tasks

Icon	Task	Action
1	Display a detailed description of the message.	right click the message text then select View Verbose Message .
2	Open the source file and add a bookmark to the location of the object(s).	double click the object name(s).
3	Change the focus of the Structure and Objects windows.	double click the hierarchical reference.
4	Open the source file and set a marker at the line number.	double click the file name.

GUI Elements of the Message Viewer Window

This section describes the GUI elements specific to this window.

Column Descriptions

- **Messages** — contains the organized tree-structure of the sorted messages, as well as, when expanded, the text of the messages.
- **Time** — displays the time of simulation when the message was issued.
- **Objects** — displays the object(s) related to the message, if any.

- Region — displays the hierarchical region related to the message, if any.
- File Info — displays the filename related to the cause of the message, and in some cases the line number in parentheses.
- Category — displays a keyword for the various categories of messages:

DISPLAY	Related to Verilog display system tasks
FLI	
PA	Related to Power Aware designs
PLI	
SDF	
TCHK	Related to timing checks
VCD	
VITAL	
WLF	
MISC	
<user-defined>	Related to \$messagelog system tasks used in your design code.

- Severity — displays the message severity, such as Warning, Note or Error.
- Timing Check Kind — displays additional information about timing checks
- Assertion Start Time
- Assertion Name
- Verbosity — displays verbosity information from \$messagelog system tasks.
- Id — displays the message number

Message Viewer Menu Items

Right-click anywhere in the Message Viewer to open a popup menu that contains the following selections:

- **Source** — opens the Source window for the file, and in some cases takes you to the associated line number.
- **Verbose Message** — displays the Verbose Message dialog box containing further details about the selected message.
- **Object Declaration** — opens and highlights the object declaration related to the selected message.

- **Filter** — displays the [Message Viewer Filter Dialog Box](#), which allows you to create specialized rules for filtering the Message Viewer.
- **Clear Filter** — restores the Message Viewer to an unfiltered view by issuing the messages clearfilter command.
- **Display Reset** — resets the display of the window.
- **Display Options** — displays the Message Viewer Display Options dialog box, which allows you to further control which messages appear in the window.

Related GUI Features

- The [Messages Bar](#) in the Wave window provides indicators as to when a message occurred.

Message Viewer Display Options Dialog Box

This dialog box allows you to control display options for the message viewer tab of the transcript window.

- Hierarchy Selection — This field allows you to control the appearance of message hierarchy, if any.
 - Display with Hierarchy — enables or disables a hierarchical view of messages.
 - First by, Then by — specifies the organization order of the hierarchy, if enabled.
- Time Range — Allows you to filter which messages appear according to simulation time. The default is to display messages for the complete simulation time.
- Displayed Objects — Allows you to filter which messages appear according to the values in the Objects column. The default is to display all messages, regardless of the values in the Objects column. The Objects in the list text entry box allows you to specify filter strings, where each string must be on a new line.

Message Viewer Filter Dialog Box

This dialog box allows you to create filter rules that specify which messages should be shown in the message viewer. It contains a series of dropdown and text entry boxes for creating the filter rules and supports the addition of additional rule (rows) to create logical groupings .


From left to right, each filter rule is made up of the following:

- Add and Remove buttons — either add a rule filter row below the current row or remove that rule filter row.
- Logic field — specifies a logical argument for combining adjacent rules. Your choices are: AND, OR, NAND, and NOR. This field is greyed out for the first rule filter row.

- Open Parenthesis field — controls rule groupings by specifying, if necessary, any open parentheses. The up and down arrows increase or decrease the number of parentheses in the field.
- Column field — specifies that your filter value applies to a specific column of the Message Viewer.
- Inclusion field — specifies whether the Column field should or should not contain a given value.
 - For text-based filter values your choices are: Contains, Doesn't Contain, or Exact.
 - For numeric- and time-based filter values your choices are: ==, !=, <, <=, >, and >=.
- Case Sensitivity field — specifies whether your filter rule should treat your filter value as Case Sensitive or Case Insensitive. This field only applies to text-based filter values.
- Filter Value field — specifies the filter value associated with your filter rule.
- Time Unit field — specifies the time unit. Your choices are: fs, ps, ns, us, ms. This field only applies to the Time selection from the Column field.
- Closed Parenthesis field — controls rule groupings by specifying, if necessary, any closed parentheses. The up and down arrows increase or decrease the number of parentheses in the field.

Figure 2-62 shows an example where you want to show all messages, either errors or warnings, that reference the 15th line of the file *cells.v*.

Figure 2-62. Message Viewer Filter Dialog Box



When you select OK or Apply, the Message Viewer is updated to contain only those messages that meet the criteria defined in the Message Viewer Filter dialog box.

Also, when selecting OK or Apply, the Transcript window will contain an echo of the messages setfilter command, where the argument is a Tcl definition of the filter. You can then cut/paste this command for reuse at another time.

Objects Window

The Objects window shows the names and current values of declared data objects in the current region (selected in the Structure window). Data objects include signals, nets, registers, constants and variables not declared in a process, generics, parameters.

Clicking an entry in the window highlights that object in the Dataflow and Wave windows. Double-clicking an entry highlights that object in a Source window (opening a Source window if one is not open already). You can also right click an object name and add it to the List or Wave window, or the current log file.

Figure 2-63. Objects Window

Name	Value
+ data_in	0000000000000000
+ data_sp1	01111010
+ data_sp2	001110110011110
+ data_sp3	0000000000000000
+ data_sp4	01110110011110
- data_dp1	01111010
[7]	St0
[6]	St1
[5]	St1
[4]	St1
[3]	St1
[2]	St0


Filtering the Objects List

You can filter the objects list by name or by object type.

Filtering by Name


To filter by name, undock the Objects window from the Main window and start typing letters in the **Contains** field in the toolbar.

Figure 2-64. Objects Filter



As you type, the objects list filters to show only those signals that contain those letters.

Figure 2-65. Filtering the Objects List by Name



To display all objects again, click the Eraser icon to clear the entry.

Filters are stored relative to the region selected in the Structure window. If you re-select a region that had a filter applied, that filter is restored. This allows you to apply different filters to different regions.

Filtering by Signal Type

The **View > Filter** menu selection allows you to specify which signal types to display in the Objects window. Multiple options can be selected.

Source Window

The Source window allows you to view and edit source files as well as set breakpoints, step through design files, and view code coverage statistics.

By default, the Source window displays your source code with line numbers. You may also see the following graphic elements:

- Red line numbers — denote executable lines, where you can set a breakpoint
- Blue arrow — denotes the currently active line or a process that you have selected in the [Processes Window](#)

- Red ball in line number column — denotes file-line breakpoints; gray ball denotes breakpoints that are currently disabled
- Blue flag in line number column — denotes line bookmarks
- Language Templates pane — displays templates for writing code in VHDL, Verilog, SystemC, Verilog 95, and SystemVerilog (Figure 2-66). See [Using Language Templates](#).
- Underlined text — denotes a hypertext link that jumps to a linked location, either in the same file or to another Source window file. Display is toggled on and off by the Source Navigation button.

When undocked, the Source window provides access to the following toolbars:

- Standard Toolbar
- Compile Toolbar
- Simulate Toolbar
- Coverage Toolbar
- Source Toolbar

Figure 2-66. Source Window Showing Language Templates

The screenshot shows the ModelSim Source Window for the file `tcounter.v`. The left pane displays a hierarchical tree of language templates under "Language Templates". The "VHDL" section is expanded, showing "New Design", "Create Testbench", and "Language Constructs". "Language Constructs" is further expanded to show "Library Definitions", "Entity", "Architecture", "Package", "Configuration", "Declarations", "Statements", and "Stimulus Generators". The "Statements" node has a blue arrow icon next to it. The right pane shows the source code with line numbers from 17 to 30. Lines 19 and 20 have red arrows indicating breakpoints. Line 25 is highlighted with a blue background, and the code for line 25 is: `reset = 0;`. The bottom toolbar includes buttons for "wave" and "tcounter.v".

Opening Source Files

You can open source files using the **File > Open** command or by clicking the **Open** icon. Alternatively, you can open source files by double-clicking objects in other windows. For

example, if you double-click an item in the Objects window or in the structure tab (**sim** tab), the underlying source file for the object will open in the Source window and scroll to the line where the object is defined.


From the command line you can use the [edit](#) command.

By default, files you open from within the design (such as when you double-click an object in the Objects window) open in Read Only mode. To make the file editable, right-click in the Source window and select (uncheck) Read Only. To change this default behavior, set the PrefSource(ReadOnly) variable to 0. See [Simulator GUI Preferences](#) for details on setting preference variables.

Displaying Multiple Source Files

By default each file you open or create is marked by a window tab, as shown in the graphic below.

Figure 2-67. Displaying Multiple Source Files



The screenshot shows the ModelSim Source window with the title bar "C:/modeltech/examples/systemc/sc_vhdl_vlog/store.v". The main area displays the following VHDL code:

```
ln #  
14 module store (clock, reset, oenable, ramadrs, txdः, buffer);  
15  
16     parameter counter_size = 4;  
17     parameter buffer_size = 16;  
18  
19     // Define blocks I/O's  
20     input  clock, reset, oenable, txdः;  
21     input [ (counter_size * 2):0] ramadrs;  
22     output [buffer_size-1:0] buffer;  
23  
24     // Define wires for connecting wires.  
25     wire  clock, reset, oenable, txdः, outstrobe, rxdः;  
26     wire [ (counter size * 2):0] ramadrs;
```

At the bottom of the window, there is a tab bar containing five tabs: "wave", "ringbuf.h", "control.vhd", "store.v", and "Untitled-1". A red arrow points to the "Untitled-1" tab, with the label "tabs" next to it.


Dragging and Dropping Objects into the Wave and List Windows

ModelSim allows you to drag and drop objects from the Source window to the Wave and List windows. Double-click an object to highlight it, then drag the object to the Wave or List window. To place a group of objects into the Wave and List windows, drag and drop any section of highlighted code.

Setting your Context by Navigating Source Files

When debugging your design from within the GUI, you can change your context while analyzing your source files. Figure 2-68 shows the pop-up menu the tool displays after you select then right-click an instance name in a source file.

Figure 2-68. Setting Context from Source Files



This functionality allows you to easily navigate your design for debugging purposes by remembering where you have been, similar to the functionality in most web browsers. The navigation options in the pop-up menu function as follows:

- **Open Instance** — changes your context to the instance you have selected within the source file. This is not available if you have not placed your cursor in, or highlighted the name of, an instance within your source file.
If any ambiguities exists, most likely due to generate statements, this option opens a dialog box allowing you to choose from all available instances.
- **Ascend Env** — changes your context to the next level up within the design. This is not available if you are at the top-level of your design.

- **Forward/Back** — allows you to change to previously selected contexts. This is not available if you have not changed your context.

The Open Instance option is essentially executing an [environment](#) command to change your context, therefore any time you use this command manually at the command prompt, that information is also saved for use with the Forward/Back options.

Highlighted Text in a Source Window

The Source window can display text that is highlighted as a result of various conditions or operations, such as the following:

- Double-clicking an error message in the transcript shown during compilation
- Using "Goto Driver"

In these cases, the relevant text in the source code is shown with a persistent highlighting. To remove this highlighted display, choose Clear Highlights from the popup menu of the Source window. You can display this popup menu from the main menu, the docked Source window, or the undocked Source window, as follows:

Main menu: Source > More > Clear Highlights

Docked: (right-click) More > Clear Highlights

Undocked: (right-click) Edit > Advanced > Clear Highlights

Note



Clear Highlights does not affect text that you have selected with the mouse cursor.

Example

To produce a compile error that displays highlighted text in the Source window, do the following:

1. Choose Compile > Compile Options...
2. In the Compiler Options dialog box, click either the VHDL tab or the Verilog & System Verilog tab.
3. Enable Show source lines with errors and click OK.
4. Open a design file and create a known compile error (such as changing the word “entity” to “entry” or “module” to “nodule”).
5. Choose Compile > Compile... and then complete the Compile Source Files dialog box to finish compiling the file.
6. When the compile error appears in the Transcript window, double-click on it.

7. The source window is opened (if needed), and the text containing the error is highlighted.
8. To remove the highlighting, choose Source > More > Clear Highlights.

Hyperlinked (Underlined) Text in a Source Window

The Source window supports hyperlinked navigation, providing links displayed as underlined text. To turn hyperlinked text on or off in the Source window, do the following:

1. Click anywhere in the Source window. This enables the display of the Source toolbar (see [Table 2-20](#)).
2. Click the Source Navigation button.

When you double-click on hyperlinked text, the selection jumps from the usage of an object to its declaration. This provides the following operations:

- Jump from the usage of a signal, parameter, macro, or a variable to its declaration.
- Jump from a module declaration to its instantiation, and vice versa.
- Navigate back and forth between visited source files.



Using Language Templates

ModelSim language templates help you write code. They are a collection of wizards, menus, and dialogs that produce code for new designs, test benches, language constructs, logic blocks, and so forth.


Note



The language templates are not intended to replace thorough knowledge of coding. They are intended as an interactive reference for creating small sections of code. If you are unfamiliar with a particular language, you should attend a training class or consult one of the many available books.

To use the templates, either open an existing file, or select **File > New > Source** to create a new file. Once the file is open, select **Source > Show Language Templates** if the Source window is docked in the Main window; select **View > Show Language Templates** of the Source window is undocked. This displays a pane that shows the available templates.


Figure 2-69. Language Templates



The templates that appear depend on the type of file you create. For example Module and Primitive templates are available for Verilog files, and Entity and Architecture templates are available for VHDL files.

Double-click an object in the list to open a wizard or to begin creating code. Some of the objects bring up wizards while others insert code into your source file. The dialog below is part of the wizard for creating a new design. Simply follow the directions in the wizards.

Figure 2-70. Create New Design Wizard



Code inserted into your source contains a variety of highlighted fields. The example below shows a module statement inserted from the Verilog template.


Figure 2-71. Inserting Module Statement from Verilog Language Template

The screenshot shows the ModelSim Source Window with the title bar "C:/modeltech/examples/systemc/sc_vhdl_vlog/Untitled-1". The left pane displays the "Language Templates" tree, with "Module" selected under "Language Constructs". The right pane shows a code editor with the following Verilog template:

```
ln #
1
2 module module_name list_of_ansi_params list_of_
3
4 module_item
5
6 endmodule
7
```

The word "module" is highlighted in red, and "module_name" is highlighted in blue. The tabs at the bottom include "wave", "ringbuf.h", "control.vhd", "store.v", and "Untitled-1".


Some of the fields, such as *module_name* in the example above, are to be replaced with names you type. Other fields can be expanded by double-clicking and still others offer a context menu of options when double-clicked. The example below shows the menu that appears when you double-click *module_item* then select *gate_instantiation*.

Figure 2-72. Language Template Context Menus

Setting File-Line Breakpoints with the GUI

You can easily set file-line breakpoints in your source code by clicking your mouse cursor in the line number column of a Source window. Click the left mouse button in the line number column next to a red line number and a red ball denoting a breakpoint will appear (Figure 2-73).

Figure 2-73. Breakpoint in the Source Window



The screenshot shows the ModelSim Source window with the file 'C:/Tutorial/examples/tutorials/verilog/basicSimulation/counter.v' open. The code is as follows:

```
Ln#  
25      * Exit this loop when carry == zero, OR all bits proce  
26      /*  
27      for (i = 4'b0; ((carry == 4'b1) && (i <= 7)); i = i + 4  
28      begin  
29          increment[i] = val[i] ^ carry;  
30          carry = val[i] & carry;  
31      end  
32  endfunction  
34  
35● always @ (posedge clk or posedge reset)  
36      if (reset)  
37          count = #tpd_reset_to_count 8'h00;  
38      else  
39          . . . . .
```

The line number 35 is highlighted with a red circle, indicating it has a breakpoint set. The window also shows tabs for 'wave' and 'counter.v'.

The breakpoint markers are toggles. Click once to create the breakpoint; click again to disable or enable the breakpoint.

To delete the breakpoint completely, right click the red breakpoint marker, and select **Remove Breakpoint**. Other options on the context menu include:

- **Disable Breakpoint** — Deactivate the selected breakpoint.
- **Edit Breakpoint** — Open the File Breakpoint dialog to change breakpoint arguments.
- **Edit All Breakpoints** — Open the Modify Breakpoints dialog
- **Add/Remove Bookmark** — Add or remove a file-line bookmark.

Adding File-Line Breakpoints with the bp Command

Use the **bp** command to add a file-line breakpoint from the VSIM> prompt.

For example:

```
bp top.vhd 147
```

sets a breakpoint in the source file *top.vhd* at line 147.


Modifying File-Line Breakpoints

To modify (or add) a breakpoint according to the line number in a source file, do any one of the following:

- Select **Tools > Breakpoints** from the Main menu.
- Right-click a breakpoint and select **Edit All Breakpoints** from the popup menu.
- Click the **Edit Breakpoints** toolbar button. See [Simulate Toolbar](#).

This displays the Modify Breakpoints dialog box shown in [Figure 2-74](#).

Figure 2-74. Modifying Existing Breakpoints



The Modify Breakpoints dialog box provides a list of all breakpoints in the design. To modify a breakpoint, do the following:

1. Select a file-line breakpoint from the list.
2. Click Modify, which opens the File Breakpoint dialog box shown in [Figure 2-74](#).
3. Fill out any of the following fields to modify the selected breakpoint:
 - Breakpoint Label — Designates a label for the breakpoint.

- Instance Name — The full pathname to an instance that sets a SystemC breakpoint so it applies only to that specified instance.
- Breakpoint Condition — One or more conditions that determine whether the breakpoint is observed. You must enclose the condition expression within quotation marks (""). If the condition is true, the simulation stops at the breakpoint. If false, the simulation bypasses the breakpoint. A condition cannot refer to a VHDL variable (only a signal).
- Breakpoint Command — A string, enclosed in braces ({}) that specifies one or more commands to be executed at the breakpoint. Use a semicolon (;) to separate multiple commands.



These fields in the File Breakpoint dialog box use the same syntax and format as the -inst switch, the -cond switch, and the command string of the **bp** command. For more information on these command options, refer to the **bp** command in the [Reference Manual](#).

4. Click OK to close the File Breakpoints dialog box.
5. Click OK to close the Modify Breakpoints dialog box.

Loading and Saving Breakpoints

The Modify Breakpoints dialog ([Figure 2-74](#)) includes Load and Save buttons that allow you to load or save breakpoints.

Checking Object Values and Descriptions

There are two quick methods to determine the value and description of an object displayed in the Source window:

- select an object, then right-click and select **Examine** or **Describe** from the context menu
- pause over an object with your mouse pointer to see an examine pop-up

Select **Tools > Options > Examine Now** or **Tools > Options > Examine Current Cursor** to choose at what simulation time the object is examined or described.

You can also invoke the **examine** and/or **describe** commands on the command line or in a macro.

Marking Lines with Bookmarks

Source window bookmarks are blue flags that mark lines in a source file. These graphical icons may ease navigation through a large source file by highlighting certain lines.


As noted above in the discussion about finding text in the Source window, you can insert bookmarks on any line containing the text for which you are searching. The other method for inserting bookmarks is to right-click a line number and select **Add/Remove Bookmark**. To remove a bookmark, right-click the line number and select Add/Remove Bookmark again.

Performing Incremental Search for Specific Code

The Source window includes an Find feature that allows you to do an incremental search for specific code. To activate the Find bar (Figure 2-75) in the Source window select **Edit > Find** from the Main menus or click the **Find** icon in the Main toolbar. For more information see [Using the Find and Filter Functions](#).



Figure 2-75. Source Window with Find Toolbar



C:/Tutorial/examples/tutorials/verilog/dataflow/proc.v


Ln#	Code
37	output [`word_size-1:0] d;
38	begin
39	if (verbose) \$display("%t: R
40	addr_r = a;
41	rw_r = 1;
42	strb_r = 0;
43	@(posedge clk) strb_r = 1;
44	@(posedge clk) while (rdy !=
45	d = data;
46	end
47	endtask

Find: end

Wave proc.v Dataflow List

Customizing the Source Window

You can customize a variety of settings for Source windows. For example, you can change fonts, spacing, colors, syntax highlighting, and so forth. To customize Source window settings, select **Tools > Edit Preferences**. This opens the Preferences dialog. Select **Source Windows** from the Window List.

Figure 2-76. Preferences Dialog for Customizing Source Window

Select an item from the Category list and then edit the available properties on the right. Click OK or Apply to accept the changes.

The changes will be active for the next Source window you open. The changes are saved automatically when you quit ModelSim. See [Setting Preference Variables from the GUI](#) for details.

Structure Window

The Structure window shows a hierarchical view of the active simulation. The name of the structure window, as shown in the title bar or in the tab if grouped with other windows, can vary:

- sim — This is the name shown for the Structure window for the active simulation.

- *dataset_name* — The Structure window takes the name of any dataset you load through the **File > Datasets** menu item or the dataset open command.

By default, the Structure window opens in a tab group with the Library and Files Window after starting a simulation.

The hierarchical view includes an entry for each object within the design. When you select an object in a Structure window, it becomes the current region.

The contents of several windows automatically update based on which object you select, including the Source Window, Objects Window, Processes Window, and Locals Window.

Accessing

Access the window using either of the following:

- Menu item: **View > Structure**
- Command: view structure

Figure 2-77. Structure Window

The screenshot shows the ModelSim Structure Window titled "sim". The window has a header with tabs for "Instance", "Design unit", "Design unit type", and "Visibility". Below the header is a table with columns corresponding to these tabs. The table lists various objects under the "top" instance, such as "P", "i0", "wiredelay", "i1", "i2", "c", "cache_inst0", "cache_inst1", "cache_inst2", "cache_inst3", and "m". Each row shows the object's name, its design unit (e.g., "top(only)", "proc(rtl)", "and2(vital_...)", etc.), its design unit type (e.g., "Architecture", "Block", "Architecture", "Architecture", "Architecture", "Architecture", "Architecture", "Architecture", "Architecture", "Architecture"), and its visibility ("+acc=v"). The "top" instance is expanded, showing its children "P", "i0", "i1", "i2", and "c". The "i0" node is also expanded, showing its child "wiredelay". The "c" node is expanded, showing its four children "cache_inst0", "cache_inst1", "cache_inst2", and "cache_inst3". The "cache_inst3" node is selected, as indicated by a highlighted row in the table.

Instance	Design unit	Design unit type	Visibility
- top	top(only)	Architecture	+acc=v
- P	proc(rtl)	Architecture	+acc=v
- i0	and2(vital_...)	Architecture	+acc=v
- wiredelay	and2(vital_...)	Block	+acc=v
- i1	or2(vital_g...	Architecture	+acc=v
- i2	v_and2(vita...	Architecture	+acc=v
- c	cache(rtl)	Architecture	+acc=v
- cache_inst0	cache_set(o...	Architecture	+acc=v
- cache_inst1	cache_set(o...	Architecture	+acc=v
- cache_inst2	cache_set(o...	Architecture	+acc=v
- cache_inst3	cache_set(o...	Architecture	+acc=v
- m	memory(rtl)	Architecture	+acc=v

Structure Window Tasks

Display Source Code of a Structure Window Object

You can highlight the line of code that declares a given object in the following ways:

1. Double-click on an object — Opens the file in a new Source window, or activates the file if it is already open.

2. Single-click on an object — Highlights the code if the file is already showing in an active Source window.

Add Structure Window Objects to Other Windows

You can add objects from the Structure window to the Dataflow Window, List Window, or Wave Window in the following ways:

- Mouse — Drag and drop
- Menu Selection — **Add > To window**
- Command — add list, add wave, add dataflow

Filtering Structure Window Objects

1. View > Filter > object type

Processes — Implicit wire processes
Functions — Verilog and VHDL Functions
Packages — VHDL Packages
Tasks — Verilog Tasks
Statement — Verilog Statements
VI Package — Verilog Packages
VITypedef — Verilog Type Definitions
Capacity —

GUI Elements of the Structure Window

This section describes GUI elements specific to this Window. For a complete list of all columns in the Structure window and a description of their contents, see [Table 2-37](#).

Column Descriptions

The table below summarizes the columns in the Structure window. For a complete list of all columns in the Structure window with a description of their contents, see [Table 2-37](#).

Table 2-37. Columns in the Structure Window

Column name	Description
Design Unit	The name of the design unit

Table 2-37. Columns in the Structure Window

Column name	Description
Design Unit Type	The type of design unit
Visibility	The +acc settings used for compilation/optimization

Toolbars (undocked)

When this window is undocked, you have access to the following toolbars:

- Standard Toolbar

Transcript Window

The Transcript window maintains a running history of commands that are invoked and messages that occur as you work with ModelSim. When a simulation is running, the Transcript displays a VSIM prompt, allowing you to enter command-line commands from within the graphic interface.

You can scroll backward and forward through the current work history by using the vertical scrollbar. You can also use arrow keys to recall previous commands, or copy and paste using the mouse within the window (see [Main and Source Window Mouse and Keyboard Shortcuts](#) for details).

Displaying the Transcript Window

The Transcript window is always open in the Main window and cannot be closed.

Viewing Data in the Transcript Window

The Transcript tab contains the command line interface, identified by the ModelSim prompt, and the simulation interface, identified by the VSIM prompt.

Transcript Window Tasks

This section introduces you to several tasks you can perform, related to the Transcript tab.

Saving the Transcript File

Variable settings determine the filename used for saving the transcript. If either **PrefMain(file)** in the *.modelsim* file or **TranscriptFile** in the *modelsim.ini* file is set, then the transcript output is logged to the specified file. By default the **TranscriptFile** variable in *modelsim.ini* is set to *transcript*. If either variable is set, the transcript contents are always saved and no explicit saving is necessary.

If you would like to save an additional copy of the transcript with a different filename, click in the Transcript window and then select **File > Save As**, or **File > Save**. The initial save must be made with the **Save As** selection, which stores the filename in the Tcl variable **PrefMain(saveFile)**. Subsequent saves can be made with the **Save** selection. Since no automatic saves are performed for this file, it is written only when you invoke a **Save** command. The file is written to the specified directory and records the contents of the transcript at the time of the save.

Refer to [Creating a Transcript File](#) for more information about creating, locating, and saving a transcript file.

Using the Saved Transcript as a Macro (DO file)

Saved transcript files can be used as macros (DO files). Refer to the [do](#) command for more information.

Changing the Number of Lines Saved in the Transcript Window

By default, the Transcript window retains the last 5000 lines of output from the transcript. You can change this default by selecting **Transcript > Saved Lines**. Setting this variable to 0 instructs the tool to retain all lines of the transcript.

Disabling Creation of the Transcript File


You can disable the creation of the transcript file by using the following ModelSim command immediately after ModelSim starts:

```
transcript file ""
```

Performing an Incremental Search

The Transcript tab includes an Find function ([Figure 2-78](#)) that allows you to do an incremental search for specific text. To activate the Find bar select **Edit > Find** from the menus or click the **Find** icon in the toolbar. For more information see [Using the Find and Filter Functions](#).

Figure 2-78. Transcript Window with Find Toolbar



GUI Elements of the Transcript Window

This section describes the GUI elements specific to the Transcript window.

Automatic Command Help

When you start typing a command at the prompt, a dropdown box appears which lists the available commands matching what has been typed so far. You may use the Up and Down arrow keys or the mouse to select the desired command. When a unique command has been entered, the command usage is presented in the drop down box.

You can toggle this feature on and off by selecting **Help > Command Completion**.

Transcript Menu Items

- Adjust Font Scaling — Displays the Adjust Scaling dialog box, which allows you to adjust how fonts appear for your display environment. Directions are available in the dialog box.
- Transcript File — Allows you to change the default name used when saving the transcript file. The saved transcript file will contain all the text in the current transcript file.
- Command History — Allows you to change the default name used when saving command history information. This file is saved at the same time as the transcript file.
- Save File — Allows you to change the default name used when selecting File > Save As.
- Saved Lines — Allows you to change how many lines of text are saved in the transcript window. Setting this value to zero (0) saves all lines.
- Line Prefix — Allows you to change the character(s) that precedes the lines in the transcript.
- Update Rate — Allows you to change the length of time (in ms) between transcript refreshes.
- ModelSim Prompt — Allows you to change the string used for the command line prompt.
- VSIM Prompt — Allows you to change the string used for the simulation prompt.
- Paused Prompt — Allows you to change the string used for when the simulation is paused.

Transcript Toolbar Items

When undocked, the Transcript window allows access to the following toolbars:

- [Standard Toolbar](#)
- [Help Toolbar](#)

- [Help Toolbar](#)

Watch Window


The Watch window shows values for signals and variables at the current simulation time, allows you to explore the hierarchy of object oriented designs. Unlike the Objects or Locals windows, the Watch window allows you to view any signal or variable in the design regardless of the current context. You can view the following objects:

- VHDL objects — signals, aliases, generics, constants, and variables
- Verilog objects — nets, registers, variables, named events, and module parameters
- Virtual objects — virtual signals and virtual functions


The address of an object, if one can be obtained, is displayed in the title in parentheses as shown in [Figure 2-79](#).

Items displayed in red are values that have changed during the previous Run command. You can change the radix of displayed values by selecting an item, right-clicking to open a popup context menu, then selecting **Properties**.

Figure 2-79. Watch Window



Items are displayed in a scrollable, hierarchical list, such as in [Figure 2-80](#) where extended SystemVerilog classes hierarchically display their super members.

Figure 2-80. Scrollable Hierarchical Display

Two Ref handles that refer to the same object will point to the same Watch window box, even if the name used to reach the object is different. This means circular references will be drawn as circular.

Selecting a line item in the window adds the item's full name to the global selection. This allows you to paste the full name in the Transcript (by simply clicking the middle mouse button) or other external application that accepts text from the global selection.

Adding Objects to the Watch Window


To add objects to the Watch window, drag-and-drop objects from the Structure window or from any of the following windows: List, Locals, Objects, Source, and Wave.

Alternatively, you can use the [add watch](#) command.

Expanding Objects to Show Individual Bits

If you add an array or record to the window, you can view individual bit values by double-clicking the array or record. As shown in [Figure 2-81](#), /ram_tb/spram4/mem has been expanded to show all the individual bit values. Notice the arrow that "ties" the array to the individual bit display.

Figure 2-81. Expanded Array




Grouping and Ungrouping Objects

You can group objects in the window so they display and move together. Select the objects, then right click one of the objects and choose **Group**.

In [Figure 2-82](#), two different sets of objects have been grouped together.

Figure 2-82. Grouping Objects in the Watch Window



To ungroup them, right-click the group and select **Ungroup**.

Saving and Reloading Format Files

You can save a format file (a DO file, actually) that will redraw the contents of the window. Right-click anywhere in the window and select **Save Format**. The default name of the format file is *watch.do*.

Once you have saved the file, you can reload it by right-clicking and selecting **Load Format**.

Wave Window

The Wave window, like the List window, allows you to view the results of your simulation. In the Wave window, however, you can see the results as waveforms and their values.

Wave Window Panes


The Wave window is divided into a number of window panes. All window panes in the Wave window can be resized by clicking and dragging the bar between any two panes.

Pathname Pane

The pathname pane displays signal pathnames. Signals can be displayed with full pathnames, as shown here, or with only the leaf element displayed. You can increase the size of the pane by clicking and dragging on the right border. The selected signal is highlighted.

The white bar along the left margin indicates the selected dataset (see [Splitting Wave Window Panes](#)).

Figure 2-83. Pathnames Pane



Values Pane

The values pane displays the values of the displayed signals.

The radix for each signal can be symbolic, binary, octal, decimal, unsigned, hexadecimal, ASCII, or default. The default radix can be set by selecting **Simulate > Runtime Options**.

Note

 When the symbolic radix is chosen for SystemVerilog reg and integer types, the values are treated as binary. When the symbolic radix is chosen for SystemVerilog bit and int types, the values are considered to be decimal.

The data in this pane is similar to that shown in the [Objects Window](#), except that the values change dynamically whenever a cursor in the waveform pane is moved.


Figure 2-84. Values Pane

010000000000
000000000000
0
1
170
187
0000100000
xxxxxxxxxx
x
St0
St1

Waveform Pane

Figure 2-85 shows waveform pane, which displays waveforms that correspond to the displayed signal pathnames. It can also display as many as 20 user-defined cursors. Signal values can be displayed in analog step, analog interpolated, analog backstep, literal, logic, and event formats. You can set the radix of each signal individually by right-clicking the signal and choosing Radix > format (the default radix is Logic).

If you place your mouse pointer on a signal in the waveform pane, a popup menu displays with information about the signal. You can toggle this popup on and off in the **Wave Window Properties** dialog box.

Figure 2-85. Waveform Pane

Analog Sidebar Toolbox

When the waveform pane contains an analog waveform, you can hover your mouse pointer over the left edge of the waveform to display the Analog Sidebar toolbox (see Figure 2-86). This toolbox shows a group of icons that gives you quick access to actions you can perform on the waveform display, as described in Table 2-38.

Figure 2-86. Analog Sidebar Toolbox




Table 2-38. Analog Sidebar Icons

Icon	Action	Description
	Open Wave Properties	Opens the Format tab of the Wave Properties dialog box, with the Analog format already selected. This dialog box duplicates the Wave Analog dialog box displayed by choosing Format > Format... > Analog (custom) from the main menu.
	Toggle Row Height	Changes the height of the row that contains the analog waveform. Toggles the height between the Min and Max values (in pixels) you specified in the Open Wave Properties dialog box under Analog Display.
	Rescale to fit Y data	Changes the waveform height so that it fits top-to-bottom within the current height of the row.
	Show menu of other actions	Displays <ul style="list-style-type: none">• View Min Y• View Max Y• Overlay Above• Overlay Below• Colorize All• Colorize Selected
	Drag to resize waveform height	Creates an up/down dragging arrow that you can use to temporarily change the height of the row containing the analog waveform.

Cursor Pane

Figure 2-87 shows the Cursor Pane, which displays cursor names, cursor values and the cursor locations on the timeline. You can link cursors so that they move across the timeline together. See [Linking Cursors](#) in the [Waveform Analysis](#) chapter.

Figure 2-87. Cursor Pane




On the left side of this pane is a group of icons called the Cursor and Timeline Toolbox (see [Figure 2-88](#)). This toolbox gives you quick access to cursor and timeline features and configurations. See [Measuring Time with Cursors in the Wave Window](#) for more information.

Cursors and Timeline Toolbox

The Cursor and Timeline Toolbox displays several icons that give you quick access to cursor and timeline features.

Figure 2-88. Toolbox for Cursors and Timeline



The action for each toolbox icon is shown in [Table 2-39](#).


Table 2-39. Icons and Actions

Icon	Action
	Toggle short names <-> full names
	Edit grid and timeline properties
	Insert cursor
	Toggle lock on cursor to prevent it from moving
	Edit this cursor
	Remove this cursor

The **Toggle short names <-> full names** icon allows you to switch from displaying full pathnames (the default) in the Pathnames Pane to displaying short pathnames.

The **Edit grid and timeline properties** icon opens the Wave Window Properties dialog to the Grid & Timeline tab (Figure 2-89).

Figure 2-89. Editing Grid and Timeline Properties




The Grid Configuration selections allow you to set grid offset, minimum grid spacing, and grid period; or you can reset the grid configuration to default values.

The Timeline Configuration selections give you a user-definable time scale. You can display simulation time on the timeline or a clock cycle count. The time value is scaled appropriately for the selected unit.

By default, the timeline will display time delta between any two adjacent cursors. By clicking the **Show frequency in cursor delta** box, you can display the cursor delta as a frequency instead.

You can add cursors when the Wave window is active by clicking the Insert Cursor icon, or by choosing **Add > Wave > Cursor** from the menu bar. Each added cursor is given a default cursor name (Cursor 2, Cursor 3, and so forth.) which you can change by right-clicking the cursor name, then typing in a new name, or by clicking the **Edit this cursor** icon. The Edit this cursor icon opens the Cursor Properties dialog box (Figure 2-90), where you assign a cursor name and time. You can also lock the cursor to the specified time.

Figure 2-90. Cursor Properties Dialog

Messages Bar

The messages bar, located at the top of the Wave window, contains indicators pointing to the times at which a message was output from the simulator.

Figure 2-91. Wave Window - Message Bar

The message indicators (the down-pointing arrows) are color-coded as follows:

- Red — indicates an error or an assertion failure
- Yellow — indicates a warning
- Green — indicates a note
- Grey — indicates any other type of message

You can use the Message bar in the following ways.

- Move the cursor to the next message — You can do this in two ways:
 - Click on the word “Messages” in the message bar to cycle the cursor to the next message after the current cursor location.
 - Click anywhere in the message bar, then use Tab or Shift+Tab to cycle the cursor between error messages either forward or backward, respectively.
- Display the [Message Viewer Window](#) — Double-click anywhere amongst the message indicators.

- Display, in the Message Viewer window, the message entry related to a specific indicator — Double-click on any message indicator.

This function only works if you are using the Message Viewer in flat mode. To display your messages in flat mode:

- a. Right-click in the Message Viewer and select Display Options
- b. In the Message Viewer Display Options dialog box, deselect Display with Hierarchy.

Objects You Can View in the Wave Window

The following types of objects can be viewed in the Wave window

- VHDL objects (indicated by a dark blue diamond) — signals, aliases, process variables, and shared variables
- Verilog objects (indicated by a light blue diamond) — nets, registers, variables, and named events

The GUI displays inout variables of a clocking block separately, where the output of the inout variable is appended with “_o”, for example you would see following two objects:

```
clock1.c1           /input portion of the inout c1
clock1.c1_o         /output portion of the inout c1
```

This display technique also applies to the Objects window

- Verilog transactions (indicated by a blue four point star)
- Virtual objects (indicated by an orange diamond) — virtual signals, buses, and functions, see; [Virtual Objects](#) for more information

The data in the object values pane is very similar to the Objects window, except that the values change dynamically whenever a cursor in the waveform pane is moved.

At the bottom of the waveform pane you can see a time line, tick marks, and the time value of each cursor's position. As you click and drag to move a cursor, the time value at the cursor location is updated at the bottom of the cursor.

You can resize the window panes by clicking on the bar between them and dragging the bar to a new location.

Waveform and signal-name formatting are easily changed via the Format menu. You can reuse any formatting changes you make by saving a Wave window format file (see [Saving the Window Format](#)).

Wave Window Toolbar

The Wave window (in the undocked Wave window) gives you quick access to the following toolbars:

- [Standard Toolbar](#)
- [Compile Toolbar](#)
- [Simulate Toolbar](#)
- [Wave Cursor Toolbar](#)
- [Wave Edit Toolbar](#)
- [Wave Toolbar](#)
- [Wave Compare Toolbar](#)
- [Zoom Toolbar](#)
- [Wave Expand Time Toolbar](#)

Chapter 3

Protecting Your Source Code

As today's IC designs increase in complexity, silicon manufacturers are leveraging third-party intellectual property (IP) to maintain or shorten design cycle times. This third-party IP is often sourced from several IP authors, each of whom may require different levels of protection in EDA tool flows. The number of protection/encryption schemes developed by IP authors has complicated the use of protected IP in design flows made up of tools from several EDA providers.

ModelSim's encryption solution allows IP authors to deliver encrypted IP code that can be used in a wide range of EDA tools and design flows. This enables usage scenarios such as making module ports, parameters, and specify blocks publicly visible while keeping the implementation private.

ModelSim supports encryption of VHDL, Verilog, and SystemVerilog IP code in protected encryption envelopes. VHDL encryption is defined by the IEEE Standard 1076-2008 section 24.1 (titled "Protect tool directives") and Annex H, section H.3 (titled "Digital envelopes"). Verilog/SystemVerilog encryption is defined by the IEEE Standard 1364-2005 section 28 (titled "Protected envelopes") and Annex H, section H.3 (titled "Digital envelopes"). The protected envelopes usage model, as presented in Annex H section H.3 of both standards, is the recommended methodology for users of VHDL's **`protect** and Verilog's **`pragma protect** compiler directives. We recommend that you obtain these specifications for reference.

ModelSim also supports encryption of VHDL files using the **vcom -nodebug** command.

Usage Models for Protecting Verilog Source Code

ModelSim's encryption capabilities support the following Verilog and SystemVerilog usage models for IP authors and their customers.

- IP authors may use the **vencrypt** utility to deliver Verilog and SystemVerilog code containing undefined macros and `directives. (The **vencrypt** utility is not supported for VHDL.) The IP user can then define the macros and `directives and use the code in a wide range of EDA tools and design flows. See [Delivering IP Code with Undefined Macros](#).
- IP authors may use **`pragma protect** directives to protect Verilog and SystemVerilog code containing user-defined macros and `directives. The IP code can be delivered to IP customers for use in a wide range of EDA tools and design flows. See [Delivering IP Code with User-Defined Macros](#).

- IP authors and IP users may use the ModelSim-specific `protect / `endprotect compiler directives to define regions of Verilog and SystemVerilog code to be protected. The code is then compiled with the vlog +protect command and simulated with ModelSim. (See [Compiling a Design with +protect](#).) The vencrypt utility may be used if the code contains undefined macros or `directives, but the code must then be compiled and simulated with ModelSim. See [Delivering Protected Verilog IP with `protect](#).

Note

While ModelSim supports both `protect and `pragma protect encryption directives, these two approaches to encryption are incompatible. Code encrypted by one type of directive cannot be decoded by another.

Delivering IP Code with Undefined Macros


The vencrypt utility enables IP authors to deliver Verilog and SystemVerilog IP code that contains undefined macros and `directives. The resulting encrypted IP code can then be used in a wide range of EDA tools and design flows.

Note

The vencrypt utility is not currently supported for VHDL.

The recommended vencrypt usage flow is shown in [Figure 3-1](#).

Figure 3-1. vencrypt Usage Flow



1. The IP author creates Verilog or SystemVerilog IP that contains undefined macros and `directives.
2. The IP author creates encryption envelopes (see [Creating an Encryption Envelope](#)) with `pragma protect expressions to protect selected regions of code or entire files (see [Protection Expressions](#)).
3. The IP author uses ModelSim's [vencrypt](#) utility to encrypt Verilog and SystemVerilog IP code contained within encryption envelopes. The resulting code is not pre-processed before encryption so macros and other `directives are unchanged.

The [vencrypt](#) utility produces a file with a `.vp` or a `.svp` extension to distinguish it from other non-encrypted Verilog and SystemVerilog files, respectively. The file extension may be changed for use with simulators other than ModelSim. The original file extension is preserved if the `-directive=<path>` argument is used with [vencrypt](#), or if a `directive is used in the file to be encrypted.

With the `-h <filename>` argument for [vencrypt](#), the IP author may specify a header file that can be used to encrypt a large number of files that do not contain the `pragma protect` or `protect` information about how to encrypt the file. Instead, encryption

information is provided in the <filename> specified by -h <filename>. This argument essentially concatenates the header file onto the beginning of each file and saves the user from having to edit hundreds of files in order to add in the same `pragma protect to every file. For example,

```
vencrypt -h encrypt_head top.v cache.v gates.v memory.v
```

concatenates the information in the *encrypt_head* file into each verilog file listed. The *encrypt_head* file may look like the following:

```
`pragma protect data_method = "aes128-cbc"
`pragma protect author = "IP Provider"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect encoding = (enctype = "base64")
`pragma protect begin
```


Notice, there is no `pragma protect end expression in the header file, just the header block that starts the encryption. The `pragma protect end expression is implied by the end of the file.

4. The IP author delivers encrypted IP with undefined macros and `directives.
5. The IP user defines macros and `directives.
6. The IP user compiles the design with [vlog](#).
7. Simulation can be performed with ModelSim or other simulation tools.

Delivering IP Code with User-Defined Macros

IP authors may use `pragma protect expressions to protect Verilog and SystemVerilog code containing user-defined macros and `directives. The resulting encrypted IP code can be delivered to IP customers for use in a wide range of EDA tools and design flows. The recommended usage flow is shown in [Figure 3-2](#).

Figure 3-2. Delivering IP Code with User-Defined Macros



1. The IP author creates Verilog or SystemVerilog IP that contains user-defined macros and `directives.
 2. The IP author creates encryption envelopes with **`pragma protect** expressions to protect regions of code or entire files. See [Creating an Encryption Envelope](#) and [Protection Expressions](#).
 3. The IP author uses the **vlog** +protect command to encrypt IP code contained within encryption envelopes. The **`pragma protect** expressions are ignored unless the **+protect** argument is used with **vlog**. (See [Compiling a Design with +protect](#).)

The **vlog** +protect command produces a **.vp** or a **.svp** extension to distinguish it from other non-encrypted Verilog and SystemVerilog files, respectively. The file extension may be changed for use with simulators other than ModelSim. The original file extension is preserved if a `directive is used in the file to be encrypted. For more information, see [Compiling a Design with +protect](#).
 4. The IP author delivers the encrypted IP.
 5. The IP user simulates the code like any other Verilog file.

When encrypting Verilog source text, any macros without parameters defined on the command line are substituted (not expanded) into the encrypted Verilog file. This makes certain Verilog macros unavailable in the encrypted source text.

ModelSim takes every simple macro that is defined with the [vlog](#) command and substitutes it into the encrypted text. This prevents third party users of the encrypted blocks from having access to or modifying these macros.

Note



Macros not specified with [vlog](#) via the `+define+` option are unmodified in the encrypted block.

For example, the code below is an example of an file that might be delivered by an IP provider. The filename for this module is *example00.sv*.

```
`pragma protect data_method = "aes128-cbc"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect author = "Mentor", author_info = "Mentor_author"
`pragma protect begin
`timescale 1 ps / 1 ps

module example00 ();
  `ifdef IPPROTECT
    reg `IPPROTECT ;
    reg otherReg ;
    initial begin
      `IPPROTECT = 1;
      otherReg = 0;

      $display("ifdef defined as true");

      `define FOO 0
      $display("FOO is defined as: ", `FOO);
      $display("reg IPPROTECT has the value: ", `IPPROTECT );
    end
  `else
    initial begin
      $display("ifdef defined as false");
    end
  `endif

endmodule

`pragma protect end
```

We encrypt the *example00.sv* module with the [vlog](#) command as follows:

```
vlog +define+IPPROTECT=ip_value +protect=encrypted00.sv example00.sv
```

This creates an encrypted file called *encrypted00.sv*. We can then compile this file with a macro override for the macro “FOO” as follows:


```
vlog +define+FOO=99 encrypted00.sv
```

The macro FOO can be overridden by a customer while the macro IPPROTECT retains the value specified at the time of encryption, and the macro IPPROTECT no longer exists in the encrypted file.

Delivering Protected Verilog IP with `protect

The ModelSim-specific **`protect** and **`endprotect** Verilog/SystemVerilog compiler directives are not compatible with other simulators. Though other simulators have a **`protect** directive, the algorithm ModelSim uses to encrypt Verilog and SystemVerilog source files is different. Hence, even though an uncompiled source file with **`protect** is compatible with another simulator, once the source is compiled in ModelSim, the resulting **.vp** or **.svp** source file is not compatible.

Figure 3-3. Delivering IP with `protect Compiler Directives



1. The IP author protects selected regions of Verilog or SystemVerilog IP with the **`protect` / `endprotect`** directive pair. The code in **`protect` / `endprotect`** encryption envelopes has all debug information stripped out. This behaves exactly as if using

```
vlog -nodebug=ports+pli
```

except that it applies to selected regions of code rather than the whole file.

2. The IP author uses the **vlog** +protect command to encrypt IP code contained within encryption envelopes. The **`protect` / `endprotect`** directives are ignored by default unless the **+protect** argument is used with **vlog**.

Once compiled, the original source file is copied to a new file in the current work directory. The **vlog** +protect command produces a **.vp** or a **.svp** extension to distinguish it from other non-encrypted Verilog and SystemVerilog files, respectively. For example, "*top.v*" becomes "*top.vp*" and "*cache.sv*" becomes "*cache.svp*." This new file can be

delivered and used as a replacement for the original source file. (See [Compiling a Design with +protect](#).)

Note

The **vencrypt** utility may be used if the code also contains undefined macros or `directives, but the code must then be compiled and simulated with ModelSim.

You can use **vlog +protect=<filename>** to create an encrypted output file, with the designated filename, in the current directory (not in the *work* directory, as in the default case where [=<filename>] is not specified). For example:

```
vlog test.v +protect=test.vp
```

If the filename is specified in this manner, all source files on the command line will be concatenated together into a single output file. Any `include files will also be inserted into the output file.

Caution

`protect and `endprotect directives cannot be nested.

If errors are detected in a protected region, the error message always reports the first line of the protected block.

Using the `include Compiler Directive

If any `include directives occur within a protected region and you use **vlog +protect** to compile, the compiler generates a copy of the include file with a ".vp" or a ".svp" extension and encrypts the entire contents of the include file. For example, if we have a header file, *header.v*, with the following source code:

```
initial begin
    a <= b;
    b <= c;
end
```

and the file we want to encrypt, *top.v*, contains the following source code:

```
module top;
    `protect
    `include "header.v"
    `endprotect
endmodule
```

then, when we use the **vlog +protect** command to compile, the source code of the header file will be encrypted. If we could decrypt the resulting *work/top.vp* file it would look like:

```
module top;
    `protect
```

```

initial begin
    a <= b;
    b <= c;
end
`endprotect
endmodule

```

In addition, **vlog +protect** creates an encrypted version of *header.v* in *work/header.vp*.

In the **vencrypt** flow (see [Delivering IP Code with Undefined Macros](#)), any **`include** statements will be treated as text just like any other source code and will be encrypted with the other Verilog/SystemVerilog source code. So, if we used the **vencrypt** utility on the *top.v* file above, the resulting *work/top.vp* file would look like the following (if we could decrypt it):

```

module top;
`protect
`include "header.v"
`endprotect
endmodule

```

The **vencrypt** utility will not create an encrypted version of *header.h*.

When you use **vlog +protect** to generate encrypted files, the original source files must all be complete Verilog or SystemVerilog modules or packages. Compiler errors will result if you attempt to perform compilation of a set of parameter declarations within a module. (See also [Compiling a Design with +protect](#).)

You can avoid such errors by creating a dummy module that includes the parameter declarations. For example, if you have a file that contains your parameter declarations and a file that uses those parameters, you can do the following:

```

module dummy;
`protect
`include "params.v" // contains various parameters
`include "tasks.v" // uses parameters defined in params.v
`endprotect
endmodule

```

Then, compile the dummy module with the **+protect** switch to generate an encrypted output file with no compile errors.

vlog +protect dummy.v

After compilation, the work library will contain encrypted versions of *params.v* and *tasks.v*, called *params.vp* and *tasks.vp*. You may then copy these encrypted files out of the work directory to more convenient locations. These encrypted files can be included within your design files; for example:

```

module main
`include "params.vp"
`include "tasks.vp"
...

```

Usage Models for Protecting VHDL Source Code

ModelSim's encryption capabilities support the following VHDL usage models.

- IP authors may use `protect directives to create an encryption envelope (see [Creating an Encryption Envelope](#)) for the VHDL code to be protected and use ModelSim's default encryption and decryption actions. The IP code can be delivered to IP customers for use in a wide range of EDA tools and design flows. See [Using ModelSim Default Encryption for VHDL](#).
- IP authors may use `protect directives to create an encryption envelope for VHDL code and select encryption methods and encoding other than ModelSim's default methods. See [User-Selected Encryption for VHDL](#).
- IP authors may use “raw” encryption and encoding to aid debugging. See [Using raw Encryption for VHDL](#).
- IP authors may encrypt several parts of the source file, choose the encryption method for encrypting the source (the data_method), and use a key automatically provided by ModelSim. See [Encrypting Several Parts of a VHDL Source File](#).
- IP authors can use the concept of multiple key blocks to produce code that is secure and portable across different simulators. See [Using Portable Encryption for Multiple Simulators](#).

The usage models are illustrated by examples in the sections below.

Using ModelSim Default Encryption for VHDL

Suppose an IP author needs to make a design entity, called IP1, visible to the user, so the user can instantiate the design; but the author wants to hide the architecture implementation from the user. In addition, suppose that IP1 instantiates entity IP2, which the author wants to hide completely from the user. The easiest way to accomplish this is to surround the regions to be protected with `protect begin and `protect end directives and let ModelSim choose default actions. For this example, all the source code exists in a single file, *example1.vhd*:

```
===== file example1.vhd =====

-- The entity "ip1" is not protected
...
entity ip1 is
...
end ip1;

-- The architecture "a" is protected
-- The internals of "a" are hidden from the user
`protect begin
architecture a of ip1 is
...
end a;
```

```

`protect end

-- Both the entity "ip2" and its architecture "a" are completely protected
`protect begin
entity ip2 is
...
end ip2;
architecture a of ip2 is
...
end a;
`protect end

===== end of file example1.vhd =====

```

The IP author compiles this file with the **vcom +protect** command as follows:

vcom +protect=example1.vhdp example1.vhd

The compiler produces an encrypted file, *example1.vhdp* which looks like the following:

```

===== file example1.vhdp =====

-- The entity "ip1" is not protected
...
entity ip1 is
...
end ip1;

-- The architecture "a" is protected
-- The internals of "a" are hidden from the user
`protect BEGIN_PROTECTED
`protect encrypt_agent = "Model Technology", encrypt_agent_info = "DEV"
`protect key_keyowner = "Mentor Graphics Corporation" , key_keyname =
"MGC-VERIF-SIM-RSA-1" , key_method = "rsa"
`protect encoding = ( enctype = "base64" )
`protect KEY_BLOCK
  <encoded encrypted session key>
`protect data_method="aes128-cbc"
`protect encoding = ( enctype = "base64" , bytes = 224 )
`protect DATA_BLOCK
  <encoded encrypted IP>
`protect END_PROTECTED

-- Both the entity "ip2" and its architecture "a" are completely protected
`protect BEGIN_PROTECTED
`protect encrypt_agent = "Model Technology", encrypt_agent_info = "DEV"
`protect key_keyowner = "Mentor Graphics Corporation" , key_keyname =
"MGC-VERIF-SIM-RSA-1" , key_method = "rsa"
`protect encoding = ( enctype = "base64" )
`protect KEY_BLOCK
  <encoded encrypted session key>
`protect data_method = "aes128-cbc"
`protect encoding = ( enctype = "base64" , bytes = 224 )
`protect DATA_BLOCK
  <encoded encrypted IP>
`protect END_PROTECTED

```

```
===== end of file example1.vhdp =====
```

When the IP author surrounds a text region using only `protect begin and `protect end, ModelSim uses default values for both encryption and encoding. The first few lines following the `protect BEGIN_PROTECTED region in file *example1.vhdp* contain the key_keyowner, key_keyname, key_method and KEY_BLOCK directives. The session key is generated into the key block and that key block is encrypted using the "rsa" method. The data_method indicates that the default data encryption method is aes128-cbc and the "enctype" value shows that the default encoding is base64.

Alternatively, the IP author can compile file *example1.vhd* with the command:

```
vcom +protect example1.vhd
```

Here, the author does not supply the name of the file to contain the protected source. Instead, ModelSim creates a protected file, gives it the name of the original source file with a 'p' placed at the end of the file extension, and puts the new file in the current work library directory. With the command described above, ModelSim creates file *work/example1.vhdp*. (See [Compiling a Design with +protect](#).)

The IP user compiles the encrypted file *work/example1.vhdp* the ordinary way. The +protect switch is not needed and the IP user does not have to treat the .vhdp file in any special manner. ModelSim automatically decrypts the file internally and keeps track of protected regions.

If the IP author compiles the file *example1.vhd* and does not use the +protect argument, then the file is compiled, various `protect directives are checked for correct syntax, but no protected file is created and no protection is supplied.

Encryptions done using ModelSim's default encryption methods are portable to other decryption tools if they support the "rsa" method and if they have access to the Mentor Graphics public encryption key. See [Using the Mentor Graphics Public Encryption Key](#).

User-Selected Encryption for VHDL

Suppose that the IP author wants to produce the same code as in the *example1.vhd* file used above, but wants to provide specific values and not use any default values. To do this the author adds `protect directives for keys, encryption methods, and encoding, and places them before each `protect begin directive. The input file would look like the following:

```
===== file example2.vhd =====  
  
-- The entity "ip1" is not protected  
...  
entity ip1 is  
...  
end ip1;  
  
-- The architecture "a" is protected  
-- The internals of "a" are hidden from the user
```

```

`protect data_method = "aes128-cbc"
`protect encoding = ( enctype = "base64" )
`protect key_keyowner = "Mentor Graphics Corporation" , key_keyname =
"MGC-VERIF-SIM-RSA-1" , key_method = "rsa"
`protect KEY_BLOCK
`protect begin
architecture a of ip1 is
...
end a;
`protect end

-- Both the entity "ip2" and its architecture "a" are completely protected
`protect data_method = "aes128-cbc"
`protect encoding = ( enctype = "base64" )
`protect key_keyowner = "Mentor Graphics Corporation" , key_keyname =
"MGC-VERIF-SIM-RSA-1" , key_method = "rsa"
`protect KEY_BLOCK
`protect begin
library ieee;
use ieee.std_logic_1164.all;
entity ip2 is
...
end ip2;
architecture a of ip2 is
...
end a;
`protect end

===== end of file example2.vhd =====

```

The data_method directive indicates that the encryption algorithm "aes128-cbc" should be used to encrypt the source code (data). The encoding directive selects the "base64" encoding method, and the various key directives specify that the Mentor Graphic key named "MGC-VERIF-SIM-RSA-1" and the "RSA" encryption method are to be used to produce a key block containing a randomly generated session key to be used with the "aes128-cbc" method to encrypt the source code. See [Using the Mentor Graphics Public Encryption Key](#).

Using raw Encryption for VHDL

Suppose that the IP author wants to use "raw" encryption and encoding to help with debugging the following entity:

```

entity example3_ent is

port (
    in1 : in bit;
    out1 : out bit);

end example3_ent;

```

Then the architecture the author wants to encrypt might be this:

```
===== File example3_arch.vhd
```

```
`protect data_method = "raw"
`protect encoding = ( enctype = "raw" )
`protect begin
architecture arch of example3_ent is
begin
out1 <= in1 after 1 ns;
end arch;
`protect end
=====
 End of file example3_arch.vhd =====
```

If (after compiling the entity) the example3_arch.vhd file were compiled using the command:

vcom +protect example3_arch.vhd

Then the following file would be produced in the work directory

```
=====
 File work/example3_arch.vhdl =====

`protect data_method = "raw"
`protect encoding = ( enctype = "raw" )
`protect BEGIN_PROTECTED
`protect encrypt_agent = "Model Technology", encrypt_agent_info = "DEV"
`protect data_method = "raw"
`protect encoding = ( enctype = "raw", bytes = 81 )
`protect DATA_BLOCK
architecture arch of example3_ent is
begin
out1 <= in1 after 1 ns;
end arch;
`protect END_PROTECTED
=====
 End of file work/example3_arch.vhdl
```

Notice that the protected file is very similar to the original file. The differences are that **`protect begin** is replaced by **`protect BEGIN_PROTECTED**, **`protect end** is replaced by **`protect END_PROTECTED**, and some additional encryption information is supplied after the **BEGIN_PROTECTED** directive.

See [Encryption and Encoding Methods](#) for more information about raw encryption and encoding.

Encrypting Several Parts of a VHDL Source File

This example shows the use of symmetric encryption. (See [Encryption and Encoding Methods](#) for more information on symmetric and asymmetric encryption and encoding.) It also demonstrates another common use model, in which the IP author encrypts several parts of a

source file, chooses the encryption method for encrypting the source code (the `data_method`), and uses a key automatically provided by ModelSim. This is very similar to the ``protect` method in Verilog.

```
===== file example4.vhd =====

entity ex4_ent is

end ex4_ent;

architecture ex4_arch of ex4_ent is
    signal s1: bit;
`protect data_method = "aes128-cbc"
`protect begin
    signal s2: bit;
`protect end
    signal s3: bit;

begin -- ex4_arch

`protect data_method = "aes128-cbc"
`protect begin
s2 <= s1 after 1 ns;
`protect end

s3 <= s2 after 1 ns;

end ex4_arch;

===== end of file example4.vhd
```

If this file were compiled using the command:

vcom +protect example4.vhd

Then the following file would be produced in the work directory:

```
===== File work/example4.vhdl =====

entity ex4_ent is

end ex4_ent;

architecture ex4_arch of ex4_ent is
    signal s1: bit;
`protect data_method = "aes128-cbc"
`protect BEGIN_PROTECTED
`protect encrypt_agent = "Model Technology", encrypt_agent_info = "DEV"
`protect data_method = "aes128-cbc"
`protect encoding = ( enctype = "base64" , bytes = 18 )
`protect DATA_BLOCK
<encoded encrypted declaration of s2>
`protect END_PROTECTED
    signal s3: bit;

begin -- ex4_arch
```

```
`protect data_method = "aes128-cbc"
`protect BEGIN_PROTECTED
`protect encrypt_agent = "Model Technology", encrypt_agent_info = "DEV"
`protect data_method = "aes128-cbc"
`protect encoding = ( enctype = "base64" , bytes = 21 )
`protect DATA_BLOCK
<encoded encrypted signal assignment to s2>
`protect END_PROTECTED

s3 <= s2 after 1 ns;

end ex4_arch;

===== End of file work/example4.vhdp
```

The encrypted *example4.vhdp* file shows that an IP author can encrypt both declarations and statements. Also, note that the signal assignment

```
s3 <= s2 after 1 ns;
```

is not protected. This assignment compiles and simulates even though signal s2 is protected. In general, executable VHDL statements and declarations simulate the same whether or not they refer to protected objects.

Using Portable Encryption for Multiple Simulators

An IP author can use the concept of multiple key blocks to produce code that is secure and portable across different simulators.

Suppose the author wants to modify the *example2.vhd* file in the [User-Selected Encryption for VHDL](#) section (above) so the encrypted model can be decrypted and simulated by both ModelSim and by a hypothetical company named "XYZ inc". The author does this by writing a key block for each decrypting tool. If XYZ publishes a public key, the two key blocks in the IP source code might look like the following:

```
`protect key_keyowner = "Mentor Graphics Corporation"
`protect key_method = "rsa"
`protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`protect KEY_BLOCK
`protect key_keyowner = "XYZ inc"
`protect key_method = "rsa"
`protect key_keyname = "XYZ-keyPublicKey"
`protect KEY_BLOCK
```

The encrypted code would look very much like *example2.vhd*, with the addition of another key block:

```
`protect key_keyowner = "XYZ inc", key_method = "rsa", key_keyname = "XYZ-
keyPublicKey"
`protect KEY_BLOCK
```

```
<encoded encrypted key information for "XYZ inc">
```

ModelSim uses its key block to determine the encrypted session key and XYZ inc uses the second key block to determine the same key. Consequently, both implementations could successfully decrypt the VHDL code.

Protecting Source Code Using -nodebug

Verilog/SystemVerilog and VHDL IP authors and users may use the [vlog -nodebug](#) or [vcom -nodebug](#) command, respectively, to protect entire files. The **-nodebug** argument for both **vcom** and **vlog** hides internal model data. This allows a model supplier to provide pre-compiled libraries without providing source code and without revealing internal model variables and structure.

Note

 The **-nodebug** argument encrypts entire files. The **'protect** compiler directive allows you to encrypt regions within a file. Refer to [Compiler Directives](#) for details.

When you compile with **-nodebug**, all source text, identifiers, and line number information are stripped from the resulting compiled object, so ModelSim cannot locate or display any information of the model except for the external pins. Specifically, this means that:

- a Source window will not display the design units' source code
- a Structure window will not display the internal structure
- the Objects window will not display internal signals
- the Processes window will not display internal processes
- the Locals window will not display internal variables
- none of the hidden objects may be accessed through the Dataflow window or with ModelSim commands

You can access the design units comprising your model via the library, and you may invoke [vsim](#) directly on any of these design units and see the ports. To restrict even this access in the lower levels of your design, you can use the following -nodebug options when you compile:

Table 3-1. Compile Options for the -nodebug Compiling

Command and Switch	Result
vcom -nodebug=ports	makes the ports of a VHDL design unit invisible
vlog -nodebug=ports	makes the ports of a Verilog design unit invisible

Table 3-1. Compile Options for the -nodebug Compiling (cont.)

Command and Switch	Result
vlog -nodebug=pli	prevents the use of PLI functions to interrogate the module for information
vlog -nodebug=ports+pli	combines the functions of -nodebug=ports and -nodebug=pli

Note



Do not use the =ports option on a design without hierarchy, or on the top level of a hierarchical design. If you do, no ports will be visible for simulation. Rather, compile all lower portions of the design with -nodebug=ports first, then compile the top level with -nodebug alone.

Design units or modules compiled with -nodebug can only instantiate design units or modules that are also compiled -nodebug.

Do not use -nodebug=ports for mixed language designs, especially for Verilog modules to be instantiated inside VHDL.

Encryption and Encoding Methods

There are two basic encryption techniques: symmetric and asymmetric. Symmetric encryption uses the same key for both encrypting and decrypting the code region. For symmetric encryption, security of the key is critical and information about the key must be supplied to ModelSim. Under certain circumstances (described below) ModelSim will generate a random key for use with a symmetric encryption method or will use an internal key.

The symmetric encryption algorithms ModelSim supports are:

- des-cbc
- 3des-cbc
- aes128-cbc
- aes192-cbc
- aes256-cbc
- blowfish-cbc
- cast128-cbc

The default symmetric encryption method ModelSim uses for encrypting IP source code (data_method) is aes128-cbc.

Asymmetric encryption methods use two keys: a public key for encryption, and a private key for decryption. The public key is openly available and is published using some form of key distribution system. The private key is secret and is used by the decrypting tool, such as ModelSim. Asymmetric methods are more secure than symmetric methods, but take much longer to encrypt and decrypt data.

The only asymmetric method ModelSim supports is:

rsa

This method is only supported for specifying key information, not for encrypting IP source code (i.e., only for key methods, no for data methods).

For testing purposes, ModelSim also supports raw encryption, which doesn't change the protected source code (the simulator still hides information about the protected region).

All encryption algorithms (except raw) produce byte streams that contain non-graphic characters, so there needs to be an encoding mechanism to transform arbitrary byte streams into portable sequences of graphic characters which can be used to put encrypted text into source files. The encoding methods supported by ModelSim are:

- uuencode
- base64
- raw

Base 64 encoding, which is technically superior to uuencode, is the default encoding used by ModelSim, and is the recommended encoding for all applications.

Raw encoding must only be used in conjunction with raw encryption for testing purposes.

Creating an Encryption Envelope

Symmetric and asymmetric keys can be combined in encryption envelopes to provide the safety of asymmetric keys with the efficiency of symmetric keys. Encryption envelopes can also be used by the IP author to produce encrypted source files that can be safely decrypted by multiple authors. For these reasons, encryption envelopes are the preferred method of protection.

Encryption envelopes work as follows: The encrypting tool generates a random key for use with a symmetric method, called a "session key". The IP protected source code is encrypted using this session key. The encrypting tool needs to communicate the session key to the decrypting tool, which could be ModelSim or some other tool. It does this by means of a KEY_BLOCK. For each potential decrypting tool, information about that tool must be provided in the encryption envelope. This information includes the owner of the key (the key_keyowner), the name of the key (the key_keyname), and the asymmetric method for encrypting/decrypting the key (the key_method). The encrypting tool uses this information to encrypt and encode the

session key into a KEY_BLOCK. The occurrence of a KEY_BLOCK in the source code tells the encrypting tool to generate an encryption envelope.

The decrypting tool reads each KEY_BLOCK until it finds one that specifies a key it knows about. It then decrypts the associated KEY_BLOCK data to determine the original session key and uses that session key to decrypt the IP source code.

Encryption envelopes specify a region of source code to be encrypted. These regions are delimited by protection directives (`**protect** for VHDL and `**pragma protect** for Verilog and SystemVerilog) that specify the encryption algorithm, key, and envelope attributes. The encryption envelope may be configured two ways:

- The encryption envelope contains the textual design data to be encrypted ([Example 3-1](#)).
- The encryption envelope contains `include compiler directives that point to files containing the textual design data to be encrypted ([Example 3-2](#)).

Note



Source code that incorporates `include compiler directives cannot be used in **vencrypt** usage flow.

Example 3-1. Encryption Envelope Contains Verilog IP Code to be Protected

```
module test_dff4(output [3:0] q, output err);
    parameter WIDTH = 4;
    parameter DEBUG = 0;
    reg [3:0] d;
    reg     clk;

    dff4 d4(q, clk, d);

    assign   err = 0;

    initial
        begin
            $dump_all_vpi;
            $dump_tree_vpi(test_dff4);
            $dump_tree_vpi(test_dff4.d4);
            $dump_tree_vpi("test_dff4");
            $dump_tree_vpi("test_dff4.d4");
            $dump_tree_vpi("test_dff4.d", "test_dff4.clk", "test_dff4.q");
            $dump_tree_vpi("test_dff4.d4.d0", "test_dff4.d4.d3");
            $dump_tree_vpi("test_dff4.d4.q", "test_dff4.d4.clk");
        end
    endmodule

module dff4(output [3:0] q, input clk, input [3:0] d);
`pragma protect data_method = "aes128-cbc"
`pragma protect author = "IP Provider"
`pragma protect author_info = "Widget 5 version 3.2"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
```

```

`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect begin
  dff_gate d0(q[0], clk, d[0]);
  dff_gate d1(q[1], clk, d[1]);
  dff_gate d2(q[2], clk, d[2]);
  dff_gate d3(q[3], clk, d[3]);
endmodule // dff4

module dff_gate(output q, input clk, input d);
  wire preset = 1;
  wire clear = 1;

  nand #5
    g1(l1,preset,l4,l2),
    g2(l2,l1,clear,clk),
    g3(l3,l2,clk,l4),
    g4(l4,l3,clear,d),
    g5(q,preset,l2,qbar),
    g6(qbar,q,clear,l3);
endmodule
`pragma protect end

```

If the example file had been VHDL, the encryption envelope would have used `protect directives instead of `pragma protect.

Example 3-2. Encryption Envelope Contains `include Compiler Directives

```

`timescale 1ns / 1ps
`cell define

module dff (q, d, clear, preset, clock);
  output q;
  input d, clear, preset, clock;
  reg q;

`pragma protect data_method = "aes128-cbc"
`pragma protect author = "IP Provider", author_info = "Widget 5 v3.2"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect begin

`include diff.v
`include prim.v
`include top.v

`pragma protect end

always @(posedge clock)
  q = d;

endmodule

`endcelldefine

```

In both examples, the code to be encrypted follows the `pragma protect begin expression and ends with the `pragma protect end expression. In [Example 3-2](#), the entire contents of diff.v, prim.v, and top.v will be encrypted.

Protection Expressions

The protection envelope contains a number of `pragma protect (Verilog/SystemVerilog) or `protect (VHDL) expressions. The following expressions are expected when creating an encryption envelope:

- **data_method** — defines the encryption algorithm that will be used to encrypt the designated source text. ModelSim supports the following encryption algorithms: des-cbc, 3des-cbc, aes128-cbc, aes256-cbc, blowfish-cbc, cast128-cbc, and rsa.
- **key_keyowner** — designates the owner of the encryption key.
- **key_keyname** — specifies the keyowner's key name.
- **key_method** — specifies an encryption algorithm that will be used to encrypt the key.

Note



The combination of key_keyowner, key_keyname, and key_method expressions uniquely identify a key.

- **begin** — designates the beginning of the source code to be encrypted.
- **end** — designates the end of the source code to be encrypted

Note



Encryption envelopes cannot be nested. A `pragma protect begin/end pair cannot bracket another `pragma protect begin/end pair.

Optional `protect (VHDL) or `pragma protect (Verilog/SystemVerilog) expressions that may be included are as follows:

- **author** — designates the IP provider.
- **author_info** — designates optional author information.
- **encoding** — specifies an encoding method. The default encoding method, if none is specified, is “base 64.”

If a number of protection expressions occur in a single protection directive, the expressions are evaluated in sequence from left to right. In addition, the interpretation of protected envelopes is not dependent on this sequence occurring in a single protection expression or a sequence of protection expression. However, the most recent value assigned to a protection expression keyword will be the one used.

Unsupported Protection Expressions

Optional protection expressions that are not currently supported include:

- any digest_* expression
- decrypt_license
- runtime_license
- viewport

Using Public Encryption Keys

If IP authors want to encrypt for third party EDA tools, other public keys need to be specified with the key_public_key directive as follows.

For Verilog and SystemVerilog:

```
`pragma protect key_keyowner="Acme"
`pragma protect key_keyname="AcmeKeyName"
`pragma protect key_public_key
MIGfMA0GCSqGSIb3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzoct1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB
```

For VHDL:

```
'protect key_keyowner="Acme"
'protect key_keyname="AcmeKeyName"
'protect key_public_key
MIGfMA0GCSqGSIb3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzoct1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB
```

This defines a new key named "AcmeKeyName" with a key owner of "Acme". The data block following key_public_key directive is an example of a base64 encoded version of a public key that should be provided by a tool vendor.

Using the Mentor Graphics Public Encryption Key

The Mentor Graphics base64 encoded RSA public key is:

```
MIGfMA0GCSqGSIb3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzoct1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB
```

For Verilog and SystemVerilog applications, copy and paste the entire Mentor Graphics key block, as follows, into your code:

Protecting Your Source Code Using Public Encryption Keys

```
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect key_public_key
MIGfMA0GCSqGSIB3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzocT1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB
```

The [vencrypt](#) utility will recognize the Mentor Graphics public key. If vencrypt is not used, you must use the **+protect** switch with the [vlog](#) command during compile.

For VHDL applications, copy and paste the entire Mentor Graphics key block, as follows, into your code:

```
`protect key_keyowner = "Mentor Graphics Corporation"
`protect key_method = "rsa"
`protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`protect key_public_key
MIGfMA0GCSqGSIB3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzocT1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB
```

[Example 3-3](#) illustrates the encryption envelope methodology for using this key in Verilog/SystemVerilog. With this methodology you can collect the public keys from the various companies whose tools process your IP, then create a template that can be included into the files you want encrypted. During the encryption phase a new key is created for the encryption algorithm each time the source is compiled. These keys are never seen by a human. They are encrypted using the supplied RSA public keys.

Example 3-3. Using the Mentor Graphics Public Encryption Key in Verilog/SystemVerilog

```
/*
// Copyright 1991-2009 Mentor Graphics Corporation
//
// All Rights Reserved.
//
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE
// PROPERTY OF
// MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
//
`timescale 1ns / 1ps
`celldefine

module dff (q, d, clear, preset, clock); output q; input d, clear, preset, clock;
reg q;

`pragma protect data_method = "aes128-cbc"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect key_public_key
MIGfMA0GCSqGSIB3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvI
f9Tif2emi4z0qtp8E+nX7QFzocT1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT
80Xs0QgRqkrGYxW1RUNBCJm4ZULexYz89720j6rQ99n5e1kDa/eBcszMJyOkcGQIDAQAB

`pragma protect key_keyowner = "XYZ inc"
`pragma protect key_method = "rsa"
```

```

`pragma protect key_keyname = "XYZ-keyPublicKey"
`pragma protect key_public_key
MIGfMA0GCSqGSIb3DQEBAQUAA4GNADCBiQKBgQCnJfQb+LLzTMX3NRARsv7A8+LV5SgMEJCvIf9Tif2em
i4z0qtp8E+nX7QFzocT1C1C6Dcq2qIvEJcpqUgTTD+mJ6grJSJ+R4AxxCgvHYUwoT80Xs0QgRqkrGYxW1
RUnNbCJm4ZULexYz8972Oj6rQ99n5elkDa/eBcszMJyOkcGQIDAQAB

`pragma protect begin
always @(clear or preset)
  if (!clear)
    assign q = 0;
  else if (!preset)
    assign q = 1;
  else
    deassign q;
`pragma protect end
always @(posedge clock)
  q = d;
endmodule
`endcelldefine

```

Compiling a Design with +protect

To encrypt IP code with ModelSim, the **+protect** argument must be used with either the **vcom** command (for VHDL) or the **vlog** command (for Verilog and SystemVerilog). For example, if a Verilog source code file containing encryption envelopes is named *encrypt.v*, it would be compiled as follows:

vlog +protect encrypt.v

When **+protect** is used with **vcom** or **vlog**, encryption envelope expressions are transformed into decryption envelope expressions and decryption content expressions. Source text within encryption envelopes is encrypted using the specified key and is recorded in the decryption envelope within a **data_block**. The new encrypted file is created with the same name as the original unencrypted file but with a '*p*' added to the filename extension. For Verilog, then filename extension for the encrypted file is **.vp**; for SystemVerilog it is **.svp**, and for VHDL it is **.vhdp**. This encrypted file is placed in the current work library directory.

You can designate the name of the encrypted file using the **+protect=<filename>** argument with **vcom** or **vlog** as follows:

vlog +protect=encrypt.vp encrypt.v

[Example 3-4](#) shows the resulting source code when the Verilog IP code used in [Example 3-1](#) is compiled with **vlog +protect**.

Example 3-4. Results After Compiling with vlog +protect

```

module test_dff4(output [3:0] q, output err);
  parameter WIDTH = 4;
  parameter DEBUG = 0;
  reg [3:0] d;
  reg     clk;

```

Protecting Your Source Code

Compiling a Design with +protect

```
dff4 d4(q, clk, d);

assign   err = 0;

initial
begin
    $dump_all_vpi;
    $dump_tree_vpi(test_dff4);
    $dump_tree_vpi(test_dff4.d4);
    $dump_tree_vpi("test_dff4");
    $dump_tree_vpi("test_dff4.d4");
    $dump_tree_vpi("test_dff4.d", "test_dff4.clk", "test_dff4.q");
    $dump_tree_vpi("test_dff4.d4.d0", "test_dff4.d4.d3");
    $dump_tree_vpi("test_dff4.d4.q", "test_dff4.d4.clk");
end
endmodule

module dff4(output [3:0] q, input clk, input [3:0] d);
`pragma protect data_method = "aes128-cbc"
`pragma protect author = "IP Provider"
`pragma protect author_info = "Widget 5 version 3.2"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect begin_protected
`pragma protect encrypt_agent = "Mentor Graphics Corporation"
`pragma protect encrypt_agent_info = "DEV"
`pragma protect data_method = "aes128-cbc"
`pragma protect key_keyowner = "Mentor Graphics Corporation"
`pragma protect key_method = "rsa"
`pragma protect key_keyname = "MGC-VERIF-SIM-RSA-1"
`pragma protect key_block encoding = (enctype = "base64")
RKFpQLpt/2PEyyIkeR8c5fhZi/QTachzLFh2iCMuWJtVVd17ggjjfiCanXaBtpT3xzgIx4frh
kcZD2L6DphLZ0s6m9fIfi808Ccs2V5uO25U7Q2hpfcBLVsD80X1j0/gyxRAi2FdMyfJE31Bco
jE+RGY2yv9kJePt6w7Qjdxm3o=
`pragma protect data_block encoding = (enctype = "base64", bytes = 389
)
xH0Wl9CUbo98hGy+6TWfMFwXc7T9T82m07WNv+CqsJtjm6PiI4Iif6N7oDBLJdqP3QuIlZhwb
r1M8kZFAyDHSS66qKJe5yLjGvezfrj/GJp57vIKkAhaVAFI6LwPJNuOgr0hhj2WrfDwx4yCe
zz4c00MUj2knUvs60ymXeAEzpNWGhpOMf2BhcjUC55/M/CnspNi0t2xSYtSM1IPpnOe8hIxT+
EYB9G66Nvr33A3kfQEf4+0+B4ksRRkGVFlMDNs9CQIpcezvQo369q7at6nKhqA+LuHhdCGsXG
rlnsX0hMQ2Rg9LR1+HJSP5q/I3g7JEn103Bk8C9FAw0Sjk573trT+MSwQZkx/+SCSIql80kYa
Wg/TDVPC7KLMkrRnaLxC5R1KwTkZbeqGW31FDyWb1uK9MiAx13fOtWgGpOMBnpdJM33URFMk
6dDKWSePTnZvE4RbYJhdA7arT016XCFpOgU4BiaD3ihg78uysv3/FB0sN81MugtMVY+AYAmZ
QE9xjlwhTpHEMMycw6Tln8A==
`pragma protect end_protected
```

In this example, the **`pragma protect data_method** expression designates the encryption algorithm used to encrypt the Verilog IP code. The key for this encryption algorithm is also encrypted. In this case, the key is encrypted with the RSA public key. The key is recorded in the **key_block** of the protected envelope. The encrypted IP code is recorded in the **data_block** of the envelope. ModelSim allows more than one key_block to be included so that a single protected envelope can be decrypted by tools from different users.

Chapter 4

Projects

Projects simplify the process of compiling and simulating a design and are a great tool for getting started with ModelSim.

What are Projects?

Projects are collection entities for designs under specification or test. At a minimum, projects have a root directory, a work library, and "metadata" which are stored in an *.mpf* file located in a project's root directory. The metadata include compiler switch settings, compile order, and file mappings. Projects may also include:

- Source files or references to source files
- other files such as READMEs or other project documentation
- local libraries
- references to global libraries
- Simulation Configurations (see [Creating a Simulation Configuration](#))
- Folders (see [Organizing Projects with Folders](#))

Note



Project metadata are updated and stored *only* for actions taken within the project itself. For example, if you have a file in a project, and you compile that file from the command line rather than using the project menu commands, the project will not update to reflect any new compile settings.

What are the Benefits of Projects?

Projects offer benefits to both new and advanced users. Projects

- simplify interaction with ModelSim; you don't need to understand the intricacies of compiler switches and library mappings
- eliminate the need to remember a conceptual model of the design; the compile order is maintained for you in the project. Compile order is maintained for HDL-only designs.
- remove the necessity to re-establish compiler switches and settings at each session; these are stored in the project metadata as are mappings to source files

- allow users to share libraries without copying files to a local directory; you can establish references to source files that are stored remotely or locally
- allow you to change individual parameters across multiple files; in previous versions you could only set parameters one file at a time
- enable "what-if" analysis; you can copy a project, manipulate the settings, and rerun it to observe the new results
- reload the initial settings from the project .mpf file every time the project is opened

Project Conversion Between Versions

Projects are generally not backwards compatible for either number or letter releases. When you open a project created in an earlier version, you will see a message warning that the project will be converted to the newer version. You have the option of continuing with the conversion or cancelling the operation.

As stated in the warning message, a backup of the original project is created before the conversion occurs. The backup file is named *<project name>.mpf.bak* and is created in the same directory in which the original project is located.

Getting Started with Projects

This section describes the four basic steps to working with a project.

- [Step 1 — Creating a New Project](#)

This creates an .mpf file and a working library.

- [Step 2 — Adding Items to the Project](#)

Projects can reference or include source files, folders for organization, simulations, and any other files you want to associate with the project. You can copy files into the project directory or simply create mappings to files in other locations.

- [Step 3 — Compiling the Files](#)

This checks syntax and semantics and creates the pseudo machine code ModelSim uses for simulation.


- [Step 4 — Simulating a Design](#)

This specifies the design unit you want to simulate and opens a structure tab in the Workspace pane.

Step 1 — Creating a New Project


Select **File > New > Project** to create a new project. This opens the **Create Project** dialog where you can specify a project name, location, and default library name. You can generally leave the **Default Library Name** set to "work." The name you specify will be used to create a working library subdirectory within the Project Location. This dialog also allows you to reference library settings from a selected *.ini* file or copy them directly into the project.

Figure 4-1. Create Project Dialog




After selecting OK, you will see a blank Project window in the Main window ([Figure 4-2](#))

Figure 4-2. Project Window Detail



and the **Add Items to the Project** dialog ([Figure 4-3](#)).

Figure 4-3. Add items to the Project Dialog



The name of the current project is shown at the bottom left corner of the Main window.

Step 2 — Adding Items to the Project


The **Add Items to the Project** dialog includes these options:

- **Create New File** — Create a new VHDL, Verilog, Tcl, or text file using the Source editor. See below for details.
- **Add Existing File** — Add an existing file. See below for details.
- **Create Simulation** — Create a Simulation Configuration that specifies source files and simulator options. See [Creating a Simulation Configuration](#) for details.
- **Create New Folder** — Create an organization folder. See [Organizing Projects with Folders](#) for details.

Create New File

The **File > New > Source** menu selections allow you to create a new VHDL, Verilog, Tcl, or text file using the Source editor.

You can also create a new project file by selecting **Project > Add to Project > New File** (the Project tab in the Workspace must be active) or right-clicking in the Project tab and selecting **Add to Project > New File**. This will open the Create Project File dialog ([Figure 4-4](#)).


Figure 4-4. Create Project File Dialog

Specify a name, file type, and folder location for the new file.

When you select OK, the file is listed in the Project tab. Double-click the name of the new file and a Source editor window will open, allowing you to create source code.

Add Existing File

You can add an existing file to the project by selecting **Project > Add to Project > Existing File** or by right-clicking in the Project tab and selecting **Add to Project > Existing File**.


Figure 4-5. Add file to Project Dialog

When you select OK, the file(s) is added to the Project tab.

Step 3 — Compiling the Files


The question marks in the Status column in the Project tab denote either the files haven't been compiled into the project or the source has changed since the last compile. To compile the files, select **Compile > Compile All** or right click in the Project tab and select **Compile > Compile All** (Figure 4-6).

Figure 4-6. Right-click Compile Menu in Project Window



Once compilation is finished, click the Library window, expand library *work* by clicking the "+", and you will see the compiled design units.

Figure 4-7. Click Plus Sign to Show Design Hierarchy




Changing Compile Order

The Compile Order dialog box is functional for HDL-only designs. When you compile all files in a project, ModelSim by default compiles the files in the order in which they were added to the project. You have two alternatives for changing the default compile order: 1) select and compile each file individually; 2) specify a custom compile order.

To specify a custom compile order, follow these steps:

1. Select **Compile > Compile Order** or select it from the context menu in the Project tab.

Figure 4-8. Setting Compile Order



2. Drag the files into the correct order or use the up and down arrow buttons. Note that you can select multiple files and drag them simultaneously.

Auto-Generating Compile Order

Auto Generate is supported for HDL-only designs. The **Auto Generate** button in the Compile Order dialog (see above) "determines" the correct compile order by making multiple passes over the files. It starts compiling from the top; if a file fails to compile due to dependencies, it moves that file to the bottom and then recompiles it after compiling the rest of the files. It continues in this manner until all files compile successfully or until a file(s) can't be compiled for reasons other than dependency.

Files can be displayed in the Project window in alphabetical or compile order (by clicking the column headings). Keep in mind that the order you see in the Project tab is not necessarily the order in which the files will be compiled.


Grouping Files

You can group two or more files in the Compile Order dialog so they are sent to the compiler at the same time. For example, you might have one file with a bunch of Verilog define statements and a second file that is a Verilog module. You would want to compile these two files together.

To group files, follow these steps:

1. Select the files you want to group.

Figure 4-9. Grouping Files




2. Click the Group button.

To ungroup files, select the group and click the Ungroup button.


Step 4 — Simulating a Design

To simulate a design, do one of the following:

- double-click the Name of an appropriate design object (such as a test bench module or entity) in the Library window
- right-click the Name of an appropriate design object and select **Simulate** from the popup menu
- select **Simulate > Start Simulation** from the menus to open the Start Simulation dialog ([Figure 4-10](#)). Select a design unit in the Design tab. Set other options in the VHDL, Verilog, Libraries, SDF, and Others tabs. Then click OK to start the simulation.

Figure 4-10. Start Simulation Dialog

A new Structure window, named *sim*, appears that shows the structure of the active simulation (Figure 4-11).

Figure 4-11. Structure Window with Projects

At this point you are ready to run the simulation and analyze your results. You often do this by adding signals to the Wave window and running the simulation for a given period of time. See the *ModelSim Tutorial* for examples.

Other Basic Project Operations

Open an Existing Project

If you previously exited ModelSim with a project open, ModelSim automatically will open that same project upon startup. You can open a different project by selecting **File > Open** and choosing Project Files from the **Files of type** drop-down.


Close a Project

Right-click in the Project window and select **Close Project**. This closes the Project window but leaves the Library window open. Note that you cannot close a project while a simulation is in progress.

The Project Window

The Project window contains information about the objects in your project. By default the window is divided into five columns.

Figure 4-12. Project Window Overview



- **Name** – The name of a file or object.
- **Status** – Identifies whether a source file has been successfully compiled. Applies only to VHDL or Verilog files. A question mark means the file hasn't been compiled or the source file has changed since the last successful compile; an X means the compile failed; a checkmark means the compile succeeded; a checkmark with a yellow triangle behind it means the file compiled but there were warnings generated.
- **Type** – The file type as determined by registered file types on Windows or the type you specify when you add the file to the project.
- **Order** – The order in which the file will be compiled when you execute a Compile All command.

- **Modified** – The date and time of the last modification to the file.

You can hide or show columns by right-clicking on a column title and selecting or deselecting entries.

Sorting the List


You can sort the list by any of the five columns. Click on a column heading to sort by that column; click the heading again to invert the sort order. An arrow in the column heading indicates which field the list is sorted by and whether the sort order is descending (down arrow) or ascending (up arrow).

Creating a Simulation Configuration

A Simulation Configuration associates a design unit(s) and its simulation options. For example, assume you routinely load a particular design and you also have to specify the simulator resolution limit, generics, and SDF timing files. Ordinarily you would have to specify those options each time you load the design. With a Simulation Configuration, you would specify the design and those options and then save the configuration with a name (for example, *top_config*). The name is then listed in the Project tab and you can double-click it to load the design along with its options.


To create a Simulation Configuration, follow these steps:

1. Select **Project > Add to Project > Simulation Configuration** from the main menu, or right-click the Project tab and select **Add to Project > Simulation Configuration** from the popup context menu in the Project window.

Figure 4-13. Add Simulation Configuration Dialog

2. Specify a name in the **Simulation Configuration Name** field.
3. Specify the folder in which you want to place the configuration (see [Organizing Projects with Folders](#)).
4. Select one or more design unit(s). Use the Control and/or Shift keys to select more than one design unit. The design unit names appear in the **Simulate** field when you select them.
5. Use the other tabs in the dialog to specify any required simulation options.

Click **OK** and the simulation configuration is added to the Project window.

Figure 4-14. Simulation Configuration in the Project Window


Double-click the Simulation Configuration *verilog_sim* to load the design.

Organizing Projects with Folders

The more files you add to a project, the harder it can be to locate the item you need. You can add "folders" to the project to organize your files. These folders are akin to directories in that you can have multiple levels of folders and sub-folders. However, no actual directories are created via the file system—the folders are present only within the project file.

Adding a Folder


To add a folder to your project, select **Project > Add to Project > Folder** or right-click in the Project window and select **Add to Project > Folder** (Figure 4-15).

Figure 4-15. Add Folder Dialog


Specify the Folder Name, the location for the folder, and click **OK**. The folder will be displayed in the Project tab.

You use the folders when you add new objects to the project. For example, when you add a file, you can select which folder to place it in.

Figure 4-16. Specifying a Project Folder



If you want to move a file into a folder later on, you can do so using the Properties dialog for the file. Simply right-click on the filename in the Project window and select Properties from the context menu that appears. This will open the Project Compiler Settings Dialog (Figure 4-17). Use the Place in Folder field to specify a folder.

Figure 4-17. Project Compiler Settings Dialog

On Windows platforms, you can also just drag-and-drop a file into a folder.

Specifying File Properties and Project Settings

You can set two types of properties in a project: file properties and project settings. File properties affect individual files; project settings affect the entire project.

File Compilation Properties


The VHDL and Verilog compilers (**vcom** and **vlog**, respectively) have numerous options that affect how a design is compiled and subsequently simulated. You can customize the settings on individual files or a group of files.

Note

Any changes you make to the compile properties outside of the project, whether from the command line, the GUI, or the *modelsim.ini* file, *will not* affect the properties of files already in the project.

To customize specific files, select the file(s) in the Project window, right click on the file names, and select **Properties**. The resulting Project Compiler Settings dialog (Figure 4-18) varies depending on the number and type of files you have selected. If you select a single VHDL or Verilog file, you will see the General tab, Coverage tab, and the VHDL or Verilog tab, respectively. On the General tab, you will see file properties such as Type, Location, and Size. If you select multiple files, the file properties on the General tab are not listed. Finally, if you select both a VHDL file and a Verilog file, you will see all tabs but no file information on the General tab.

Figure 4-18. Specifying File Properties




When setting options on a group of files, keep in mind the following:

- If two or more files have different settings for the same option, the checkbox in the dialog will be "grayed out." If you change the option, you cannot change it back to a "multi- state setting" without cancelling out of the dialog. Once you click OK, ModelSim will set the option the same for all selected files.
- If you select a combination of VHDL and Verilog files, the options you set on the VHDL and Verilog tabs apply only to those file types.

Project Settings

To modify project settings, right-click anywhere within the Project tab and select **Project Settings**.

Figure 4-19. Project Settings Dialog



Converting Pathnames to Softnames for Location Mapping

If you are using location mapping, you can convert the following into a soft pathname:

- a relative pathname
- full pathname
- pathname with an environment variable



Tip: A softname is a term for a pathname that uses location mapping with MGC_LOCATION_MAP. The soft pathname looks like a pathname containing an environment variable, it locates the source using the location map rather than the environment.

To convert the pathname to a softname for projects using location mapping, follow these steps:

1. Right-click anywhere within the Project tab and select **Project Settings**
2. Enable the **Convert pathnames to softnames** within the Location map area of the **Project Settings** dialog box ([Figure 4-19](#)).

Once enabled, all pathnames currently in the project and any that are added later are then converted to softnames.

During conversion, if there is no softname in the mgc location map matching the entry, the pathname is converted in to a full (hardened) pathname. A pathname is hardened by removing the environment variable or the relative portion of the path. If this happens, any existing pathnames that are either relative or use environment variables are also changed: either to softnames if possible, or to hardened pathnames if not.

For more information on location mapping and pathnames, see [Using Location Mapping](#).

Accessing Projects from the Command Line

Generally, projects are used from within the ModelSim GUI. However, standalone tools will use the project file if they are invoked in the project's root directory. If you want to invoke outside the project directory, set the **MODELSIM** environment variable with the path to the project file (*<Project_Root_Dir>/<Project_Name>.mpf*).

You can also use the [project](#) command from the command line to perform common operations on projects.

Chapter 5

Design Libraries

VHDL designs are associated with libraries, which are objects that contain compiled design units. Verilog and SystemVerilog designs simulated within ModelSim are compiled into libraries as well.

Design Library Overview

A *design library* is a directory or archive that serves as a repository for compiled design units. The design units contained in a design library consist of VHDL entities, packages, architectures, and configurations; Verilog modules and UDPs (user-defined primitives). The design units are classified as follows:

- **Primary design units** — Consist of entities, package declarations, configuration declarations, modules and UDPs. Primary design units within a given library must have unique names.
- **Secondary design units** — Consist of architecture bodies and package bodies. Secondary design units are associated with a primary design unit. Architectures by the same name can exist if they are associated with different entities or modules.

Design Unit Information

The information stored for each design unit in a design library is:

- retargetable, executable code
- debugging information
- dependency information

Working Library Versus Resource Libraries

Design libraries can be used in two ways:

1. as a local working library that contains the compiled version of your design;
2. as a resource library.

The contents of your working library will change as you update your design and recompile. A resource library is typically static and serves as a parts source for your design. You can create

your own resource libraries or they may be supplied by another design team or a third party (for example, a silicon vendor).

Only one library can be the working library.

Any number of libraries can be resource libraries during a compilation. You specify which resource libraries will be used when the design is compiled, and there are rules to specify in which order they are searched (refer to [Specifying Resource Libraries](#)).

A common example of using both a working library and a resource library is one in which your gate-level design and test bench are compiled into the working library and the design references gate-level models in a separate resource library.

The Library Named "work"

The library named "work" has special attributes within ModelSim — it is predefined in the compiler and need not be declared explicitly (that is, **library work**). It is also the library name used by the compiler as the default destination of compiled design units (that is, it does not need to be mapped). In other words, the **work** library is the default *working* library.

Archives

By default, design libraries are stored in a directory structure with a sub-directory for each design unit in the library. Alternatively, you can configure a design library to use archives. In this case, each design unit is stored in its own archive file. To create an archive, use the -archive argument to the **vlib** command.

Generally you would do this only in the rare case that you hit the reference count limit on I-nodes due to the ".." entries in the lower-level directories (the maximum number of sub-directories on UNIX and Linux is 65533). An example of an error message that is produced when this limit is hit is:

```
mkdir: cannot create directory `65534': Too many links
```

Archives may also have limited value to customers seeking disk space savings.

Working with Design Libraries

The implementation of a design library is not defined within standard VHDL or Verilog. Within ModelSim, design libraries are implemented as directories and can have any legal name allowed by the operating system, with one exception: extended identifiers are not supported for library names.

Creating a Library


When you create a project (refer to [Getting Started with Projects](#)), ModelSim automatically creates a working design library. If you don't create a project, you need to create a working design library before you run the compiler. This can be done from either the command line or from the ModelSim graphic interface.

From the ModelSim prompt or a UNIX/DOS prompt, use this **vlib** command:

```
vlib <directory_pathname>
```

To create a new library with the graphic interface, select **File > New > Library**.

Figure 5-1. Creating a New Library



When you click **OK**, ModelSim creates the specified library directory and writes a specially-formatted file named `_info` into that directory. The `_info` file must remain in the directory to distinguish it as a ModelSim library.

The new map entry is written to the `modelsim.ini` file in the [Library] section. Refer to [modelsim.ini Variables](#) for more information.

Note




Remember that a design library is a special kind of directory. The **only** way to create a library is to use the ModelSim GUI or the **vlib** command. Do not try to create libraries using UNIX, DOS, or Windows commands.

Managing Library Contents

Library contents can be viewed, deleted, recompiled, edited and so on using either the graphic interface or command line.

The Library window provides access to design units (configurations, modules, packages, entities, and architectures) in a library. Various information about the design units is displayed in columns to the right of the design unit name.

Figure 5-2. Design Unit Information in the Workspace



The Library window has a popup menu with various commands that you access by clicking your right mouse button.

The context menu includes the following commands:

- **Simulate** — Loads the selected design unit(s) and opens Structure (sim) and Files windows. Related command line command is `vsim`.
- **Edit** — Opens the selected design unit(s) in the Source window; or, if a library is selected, opens the Edit Library Mapping dialog (refer to [Library Mappings with the GUI](#)).
- **Refresh** — Rebuilds the library image of the selected library without using source code. Related command line command is `vcom` or `vlog` with the `-refresh` argument.
- **Recompile** — Recompiles the selected design unit(s). Related command line command is `vcom` or `vlog`.
- **Update** — Updates the display of available libraries and design units.

Assigning a Logical Name to a Design Library


VHDL uses logical library names that can be mapped to ModelSim library directories. By default, ModelSim can find libraries in your current directory (assuming they have the right name), but for it to find libraries located elsewhere, you need to map a logical library name to the pathname of the library.

You can use the GUI, a command, or a project to assign a logical name to a design library.

Library Mappings with the GUI

To associate a logical name with a library, select the library in the Library window, right-click your mouse, and select **Edit** from the context menu that appears. This brings up a dialog box that allows you to edit the mapping.

Figure 5-3. Edit Library Mapping Dialog



The dialog box includes these options:

- **Library Mapping Name** — The logical name of the library.
- **Library Pathname** — The pathname to the library.

Library Mapping from the Command Line

You can set the mapping between a logical library name and a directory with the **vmap** command using the following syntax:

```
vmap <logical_name> <directory_pathname>
```

You may invoke this command from either a UNIX/DOS prompt or from the command line within ModelSim.

The **vmap** command adds the mapping to the library section of the *modelsim.ini* file. You can also modify *modelsim.ini* manually by adding a mapping line. To do this, use a text editor and add a line under the [Library] section heading using the syntax:

```
<logical_name> = <directory_pathname>
```

More than one logical name can be mapped to a single directory. For example, suppose the *modelsim.ini* file in the current working directory contains following lines:

```
[Library]
work = /usr/rick/design
```

```
my_asic = /usr/rick/design
```

This would allow you to use either the logical name **work** or **my_asic** in a **library** or **use** clause to refer to the same design library.

Unix Symbolic Links

You can also create a UNIX symbolic link to the library using the host platform command:

```
ln -s <directory.pathname> <logical_name>
```

The **vmap** command can also be used to display the mapping of a logical library name to a directory. To do this, enter the shortened form of the command:

```
vmap <logical_name>
```

Library Search Rules

The system searches for the mapping of a logical name in the following order:

- First the system looks for a *modelsim.ini* file.
- If the system doesn't find a *modelsim.ini* file, or if the specified logical name does not exist in the *modelsim.ini* file, the system searches the current working directory for a subdirectory that matches the logical name.

An error is generated by the compiler if you specify a logical name that does not resolve to an existing directory.

Moving a Library

Individual design units in a design library cannot be moved. An *entire* design library can be moved, however, by using standard operating system commands for moving a directory or an archive.

Setting Up Libraries for Group Use

By adding an "others" clause to your *modelsim.ini* file, you can have a hierarchy of library mappings. If the tool does not find a mapping in the *modelsim.ini* file, then it will search the [library] section of the initialization file specified by the "others" clause. For example:

```
[library]
asic_lib = /cae/asic_lib
work = my_work
others = /usr/modeltech/modelsim.ini
```

You can specify only one "others" clause in the library section of a given *modelsim.ini* file.

The “others” clause only instructs the tool to look in the specified *modelsim.ini* file for a library. It does not load any other part of the specified file.

If there are two libraries with the same name mapped to two different locations – one in the current *modelsim.ini* file and the other specified by the "others" clause – the mapping specified in the current *.ini* file will take effect.

Specifying Resource Libraries

Verilog Resource Libraries

ModelSim supports separate compilation of distinct portions of a Verilog design. The [vlog](#) compiler is used to compile one or more source files into a specified library. The library thus contains pre-compiled modules and UDPs that are referenced by the simulator as it loads the design.

Resource libraries are specified differently for Verilog and VHDL. For Verilog you use either the -L or -Lf argument to [vlog](#). Refer to [Library Usage](#) for more information.

The [LibrarySearchPath](#) variable in the *modelsim.ini* file (in the [vlog] section) can be used to define a space-separated list of resource library paths and/or library path variables. This behavior is identical with the -L argument for the [vlog](#) command.

```
LibrarySearchPath = <path>/lib1 <path>/lib2 <path>/lib3
```

The default for [LibrarySearchPath](#) is:

```
LibrarySearchPath = mtiAvm mtiOvm mtiUPF
```

VHDL Resource Libraries

Within a VHDL source file, you use the VHDL **library** clause to specify logical names of one or more resource libraries to be referenced in the subsequent design unit. The scope of a **library** clause includes the text region that starts immediately after the **library** clause and extends to the end of the declarative region of the associated design unit. *It does not extend to the next design unit in the file.*

Note that the **library** clause is not used to specify the working library into which the design unit is placed after compilation. The [vcom](#) command adds compiled design units to the current working library. By default, this is the library named **work**. To change the current working library, you can use [vcom -work](#) and specify the name of the desired target library.

Predefined Libraries

Certain resource libraries are predefined in standard VHDL. The library named **std** contains the packages **standard**, **env**, and **textio**, which should not be modified. The contents of these packages and other aspects of the predefined language environment are documented in the *IEEE Standard VHDL Language Reference Manual, Std 1076*. Refer also to, [Using the TextIO Package](#).

A VHDL **use** clause can be specified to select particular declarations in a library or package that are to be visible within a design unit during compilation. A **use** clause references the compiled version of the package—not the source.

By default, every VHDL design unit is assumed to contain the following declarations:

```
LIBRARY std, work;  
USE std.standard.all
```

To specify that all declarations in a library or package can be referenced, add the suffix *.all* to the library/package name. For example, the **use** clause above specifies that all declarations in the package *standard*, in the design library named *std*, are to be visible to the VHDL design unit immediately following the **use** clause. Other libraries or packages are not visible unless they are explicitly specified using a **library** or **use** clause.

Another predefined library is **work**, the library where a design unit is stored after it is compiled as described earlier. There is no limit to the number of libraries that can be referenced, but only one library is modified during compilation.

Alternate IEEE Libraries Supplied

The installation directory may contain two or more versions of the IEEE library:

- *ieepure* — Contains only IEEE approved packages (accelerated for ModelSim).
- *ieee* — Contains precompiled Synopsys and IEEE arithmetic packages which have been accelerated for ModelSim including *math_complex*, *math_real*, *numeric_bit*, *numeric_std*, *std_logic_1164*, *std_logic_misc*, *std_logic_textio*, *std_logic_arith*, *std_logic_signed*, *std_logic_unsigned*, *vital_primitives*, and *vital_timing*.

You can select which library to use by changing the mapping in the *modelsim.ini* file. The *modelsim.ini* file in the installation directory defaults to the *ieee* library.

Regenerating Your Design Libraries

Depending on your current ModelSim version, you may need to regenerate your design libraries before running a simulation. Check the installation README file to see if your libraries require an update. You can regenerate your design libraries using the **Refresh** command from the

Library tab context menu (refer to [Managing Library Contents](#)), or by using the -refresh argument to **vcom** and **vlog**.

From the command line, you would use **vcom** with the -refresh argument to update VHDL design units in a library, and **vlog** with the -refresh argument to update Verilog design units. By default, the work library is updated. Use either **vcom** or **vlog** with the **-work <library>** argument to update a different library. For example, if you have a library named *mylib* that contains both VHDL and Verilog design units:

```
vcom -work mylib -refresh  
vlog -work mylib -refresh
```

Note

You may specify a specific design unit name with the -refresh argument to **vcom** and **vlog** in order to regenerate a library image for only that design, but you may not specify a file name.

An important feature of **-refresh** is that it rebuilds the library image without using source code. This means that models delivered as compiled libraries without source code can be rebuilt for a specific release of ModelSim. In general, this works for moving forwards or backwards on a release. Moving backwards on a release may not work if the models used compiler switches, directives, language constructs, or features that do not exist in the older release.

Note

You don't need to regenerate the *std*, *ieee*, *vital22b*, and *verilog* libraries. Also, you cannot use the **-refresh** option to update libraries that were built before the 4.6 release.

Importing FPGA Libraries


ModelSim includes an import wizard for referencing and using vendor FPGA libraries. The wizard scans for and enforces dependencies in the libraries and determines the correct mappings and target directories.

Note

The FPGA libraries you import must be pre-compiled. Most FPGA vendors supply pre-compiled libraries configured for use with ModelSim.

To import an FPGA library, select **File > Import > Library**.

Figure 5-4. Import Library Wizard



Follow the instructions in the wizard to complete the import.

Protecting Source Code

The [Protecting Your Source Code](#) chapter provides details about protecting your internal model data. This allows a model supplier to provide pre-compiled libraries without providing source code and without revealing internal model variables and structure.

Chapter 6

VHDL Simulation

This chapter covers the following topics related to using VHDL in a ModelSim design:

- [Basic VHDL Usage](#) — A brief outline of the steps for using VHDL in a ModelSim design.
- [Compilation and Simulation of VHDL](#) — How to compile, optimize, and simulate a VHDL design
- [Using the TextIO Package](#) — Using the TextIO package provided with ModelSim
- [VITAL Usage and Compliance](#) — Implementation of the VITAL (VHDL Initiative Towards ASIC Libraries) specification for ASIC modeling
- [VHDL Utilities Package \(util\)](#) — Using the special built-in utilities package (Util Package) provided with ModelSim
- [Modeling Memory](#) — The advantages of using VHDL variables or protected types instead of signals for memory designs.

Basic VHDL Usage

Simulating VHDL designs with ModelSim consists of the following general steps:

1. Compile your VHDL code into one or more libraries using the `vcom` command. Refer to [Compiling a VHDL Design—the vcom Command](#) for more information.
2. Load your design with the `vsim` command. Refer to [Simulating a VHDL Design](#).
3. Simulate the loaded design, then debug as needed.

Compilation and Simulation of VHDL

Creating a Design Library for VHDL

Before you can compile your VHDL source files, you must create a library in which to store the compilation results. Use `vlib` to create a new library. For example:

```
vlib work
```

This creates a library named `work`. By default, compilation results are stored in the `work` library.

The work library is actually a subdirectory named work. This subdirectory contains a special file named _info. Do not create a VHDL library as a directory by using a UNIX, Linux, Windows, or DOS command—always use the [vlib](#) command.

See [Design Libraries](#) for additional information on working with VHDL libraries.

Compiling a VHDL Design—the vcom Command

ModelSim compiles one or more VHDL design units with a single invocation of the [vcom](#) command, the VHDL compiler. The design units are compiled in the order that they appear on the command line. For VHDL, the order of compilation is important—you must compile any entities or configurations before an architecture that references them.

You can simulate a design written with the following versions of VHDL:

- 1076-1987
- 1076-1993
- 1076-2002
- 1076-2008

To do so you need to compile units from each VHDL version separately.

The [vcom](#) command compiles using 1076 -2002 rules by default; use the **-87**, **-93**, or **-2008** arguments to [vcom](#) to compile units written with version 1076-1987, 1076 -1993, or 1076-2008 respectively. You can also change the default by modifying the [VHDL93](#) variable in the *modelsim.ini* file (see [modelsim.ini Variables](#) for more information).

Note

 Only a limited number of VHDL 1076-2008 constructs are currently supported.

Dependency Checking

You must re-analyze dependent design units when you change the design units they depend on in the library. The [vcom](#) command determines whether or not the compilation results have changed.

For example, if you keep an entity and its architectures in the same source file and you modify only an architecture and recompile the source file, the entity compilation results will remain unchanged. This means you do not have to recompile design units that depend on the entity.

VHDL Case Sensitivity

Note that VHDL is not case-sensitive. For example, `c1k` and `CLK` are regarded as the same name for the same signal or variable. This differs from Verilog and SystemVerilog, which are case-sensitive.

Range and Index Checking

A range check verifies that a scalar value defined with a range subtype is always assigned a value within its range. An index check verifies that whenever an array subscript expression is evaluated, the subscript will be within the array's range.

Range and index checks are performed by default when you compile your design. You can disable range checks (potentially offering a performance advantage) and index checks using arguments to the `vcom` command. Or, you can use the `NoRangeCheck` and `NoIndexCheck` variables in the `modelsim.ini` file to specify whether or not they are performed. See [modelsim.ini Variables](#).

Range checks in ModelSim are slightly more restrictive than those specified by the VHDL Language Reference Manual (LRM). ModelSim requires any assignment to a signal to also be in range whereas the LRM requires only that range checks be done whenever a signal is updated. Most assignments to signals update the signal anyway, and the more restrictive requirement allows ModelSim to generate better error messages.

Subprogram Inlining

ModelSim attempts to inline subprograms at compile time to improve simulation performance. This happens automatically and should be largely transparent. However, you can disable automatic inlining two ways:

- Invoke `vcom` with the `-O0` or `-O1` argument
- Use the `mti_inhibit_inline` attribute as described below

Single-stepping through a simulation varies slightly, depending on whether inlining occurred. When single-stepping to a subprogram call that has not been inlined, the simulator stops first at the line of the call, and then proceeds to the line of the first executable statement in the called subprogram. If the called subprogram has been inlined, the simulator does not first stop at the subprogram call, but stops immediately at the line of the first executable statement.

`mti_inhibit_inline` Attribute

You can disable inlining for individual design units (a package, architecture, or entity) or subprograms with the `mti_inhibit_inline` attribute. Follow these rules to use the attribute:

- Declare the attribute within the design unit's scope as follows:

```
attribute mti_inhibit_inline : boolean;
```

- Assign the value true to the attribute for the appropriate scope. For example, to inhibit inlining for a particular function (for example, "foo"), add the following attribute assignment:

```
attribute mti_inhibit_inline of foo : procedure is true;
```

To inhibit inlining for a particular package (for example, "pack"), add the following attribute assignment:

```
attribute mti_inhibit_inline of pack : package is true;
```

Do similarly for entities and architectures.

Simulating a VHDL Design

A VHDL design is ready for simulation after it has been compiled with vcom. You can then use the [vsim](#) command to invoke the simulator with the name of the configuration or entity/architecture pair.

Note



This section discusses simulation from the UNIX or Windows/DOS command line. You can also use a project to simulate (see [Getting Started with Projects](#)) or the **Start Simulation** dialog box (open with **Simulate > Start Simulation** menu selection).

This example begins simulation on a design unit with an entity named **my_asic** and an architecture named **structure**:

```
vsim my_asic structure
```

Timing Specification

The [vsim](#) command can annotate a design using VITAL-compliant models with timing data from an SDF file. You can specify delay by invoking [vsim](#) with the -sdfmin, -sdftyp, or -sdfmax arguments. The following example uses an SDF file named f1.sdf in the current work directory, and an invocation of [vsim](#) annotating maximum timing values for the design unit **my_asic**:

```
vsim -sdfmax /my_asic=f1.sdf my_asic
```

By default, the timing checks within VITAL models are enabled. You can disable them with the **+notimingchecks** argument. For example:

```
vsim +notimingchecks topmod
```

If you specify [vsim +notimingchecks](#), the generic **TimingChecksOn** is set to FALSE for all VITAL models with the **Vital_level0** or **Vital_level1** attribute (refer to [VITAL Usage and Compliance](#)). Setting this generic to FALSE disables the actual calls to the timing checks along

with anything else that is present in the model's timing check block. In addition, if these models use the generic `TimingChecksOn` to control behavior beyond timing checks, this behavior will not occur. This can cause designs to simulate differently and provide different results.

Differences Between Versions of VHDL

There are three versions of the IEEE VHDL 1076 standard: VHDL-1987, VHDL-1993, and VHDL-2002. The default language version for ModelSim is VHDL-2002. If your code was written according to the 1987 or 1993 version, you may need to update your code or instruct ModelSim to use the earlier versions' rules.

To select a specific language version, do one of the following:

- Select the appropriate version from the compiler options menu in the GUI
- Invoke `vcom` using the argument `-87`, `-93`, or `-2002`
- Set the `VHDL93` variable in the `[vcom]` section of the `modelsim.ini` file. Appropriate values for `VHDL93` are:
 - 0, 87, or 1987 for VHDL-1987
 - 1, 93, or 1993 for VHDL-1993
 - 2, 02, or 2002 for VHDL-2002

The following is a list of language incompatibilities that may cause problems when compiling a design.

- VHDL-93 and VHDL-2002 — The only major problem between VHDL-93 and VHDL-2002 is the addition of the keyword "PROTECTED". VHDL-93 programs which use this as an identifier should choose a different name.
- All other incompatibilities are between VHDL-87 and VHDL-93.
- VITAL and SDF — It is important to use the correct language version for VITAL. VITAL2000 must be compiled with VHDL-93 or VHDL-2002. VITAL95 must be compiled with VHDL-87. A typical error message that indicates the need to compile under language version VHDL-87 is:

```
"VITALPathDelay DefaultDelay parameter must be locally static"
```

- Purity of NOW — In VHDL-93 the function "now" is impure. Consequently, any function that invokes "now" must also be declared to be impure. Such calls to "now" occur in VITAL. A typical error message:

```
"Cannot call impure function 'now' from inside pure function
'<name>' "
```

- Files — File syntax and usage changed between VHDL-87 and VHDL-93. In many cases `vcom` issues a warning and continues:

```
"Using 1076-1987 syntax for file declaration."
```

In addition, when files are passed as parameters, the following warning message is produced:

```
"Subprogram parameter name is declared using VHDL 1987 syntax."
```

This message often involves calls to endfile(<name>) where <name> is a file parameter.

- Files and packages — Each package header and body should be compiled with the same language version. Common problems in this area involve files as parameters and the size of type CHARACTER. For example, consider a package header and body with a procedure that has a file parameter:

```
procedure proc1 ( out_file : out std.textio.text) ...
```

If you compile the package header with VHDL-87 and the body with VHDL-93 or VHDL-2002, you will get an error message such as:

```
*** Error: mixed_package_b.vhd(4): Parameter kinds do not conform
between declarations in package header and body: 'out_file'."
```

- Direction of concatenation — To solve some technical problems, the rules for direction and bounds of concatenation were changed from VHDL-87 to VHDL-93. You won't see any difference in simple variable/signal assignments such as:

```
v1 := a & b;
```

But if you (1) have a function that takes an unconstrained array as a parameter, (2) pass a concatenation expression as a formal argument to this parameter, and (3) the body of the function makes assumptions about the direction or bounds of the parameter, then you will get unexpected results. This may be a problem in environments that assume all arrays have "downto" direction.

- xnor — "xnor" is a reserved word in VHDL-93. If you declare an xnor function in VHDL-87 (without quotes) and compile it under VHDL-2002, you will get an error message like the following:

```
** Error: xnor.vhd(3): near "xnor": expecting: STRING IDENTIFIER
```

- 'FOREIGN attribute — In VHDL-93 package STANDARD declares an attribute 'FOREIGN. If you declare your own attribute with that name in another package, then ModelSim issues a warning such as the following:

```
-- Compiling package foopack
```

```
** Warning: foreign.vhd(9): (vcom-1140) VHDL-1993 added a definition
of the attribute foreign to package std.standard. The attribute is
also defined in package 'standard'. Using the definition from
package 'standard'.
```

- Size of CHARACTER type — In VHDL-87 type CHARACTER has 128 values; in VHDL-93 it has 256 values. Code which depends on this size will behave incorrectly.

This situation occurs most commonly in test suites that check VHDL functionality. It's unlikely to occur in practical designs. A typical instance is the replacement of warning message:

```
"range nul downto del is null"
```

by

```
"range nul downto 'ÿ' is null" -- range is nul downto y(umlaut)
```

- bit string literals — In VHDL-87 bit string literals are of type bit_vector. In VHDL-93 they can also be of type STRING or STD_LOGIC_VECTOR. This implies that some expressions that are unambiguous in VHDL-87 now become ambiguous in VHDL-93. A typical error message is:

```
** Error: bit_string_literal.vhd(5): Subprogram '=' is ambiguous.  
Suitable definitions exist in packages 'std_logic_1164' and  
'standard'.
```

- Sub-element association — In VHDL-87 when using individual sub-element association in an association list, associating individual sub-elements with NULL is discouraged. In VHDL-93 such association is forbidden. A typical message is:

```
"Formal '<name>' must not be associated with OPEN when subelements  
are associated individually."
```

Simulator Resolution Limit for VHDL

The simulator internally represents time as a 64-bit integer in units equivalent to the smallest unit of simulation time, also known as the simulator resolution limit. The default resolution limit is set to the value specified by the [Resolution](#) variable in the *modelsim.ini* file. You can view the current resolution by invoking the [report](#) command with the **simulator state** argument.

Note



In Verilog, this representation of time units is referred to as precision or timescale.

Overriding the Resolution

To override the default resolution of ModelSim, specify a value for the **-t** argument of the **vsim** command line or select a different Simulator Resolution in the **Simulate** dialog box. Available values of simulator resolution are:

```
1 fs, 10 fs, 100 fs  
1 ps, 10 ps, 100 ps  
1 ns, 10 ns, 100 ns  
1 us, 10 us, 100 us
```

1 ms, 10 ms, 100 ms
1 s, 10 s, 100 s

For example, the following command sets resolution to 10 ps:

```
vsim -t 10ps topmod
```

Note that you need to take care in specifying a resolution value larger than a delay value in your design—delay values in that design unit are rounded to the closest multiple of the resolution. In the example above, a delay of 4 ps would be rounded down to 0 ps.

Choosing the Resolution for VHDL

You should specify the coarsest value for time resolution that does not result in undesired rounding of your delay times. The resolution value should not be unnecessarily small because it decreases the maximum simulation time limit and can cause longer simulations.

Default Binding

By default, ModelSim performs binding when you load the design with `vsim`. The advantage of this default binding at load time is that it provides more flexibility for compile order. Namely, VHDL entities don't necessarily have to be compiled before other entities/architectures that instantiate them.

However, you can force ModelSim to perform default binding at compile time instead. This may allow you to catch design errors (for example, entities with incorrect port lists) earlier in the flow. Use one of these two methods to change when default binding occurs:

- Specify the `-bindAtCompile` argument to `vcom`
- Set the `BindAtCompile` variable in the *modelsim.ini* to 1 (true)

Default Binding Rules

When searching for a VHDL entity to bind with, ModelSim searches the currently visible libraries for an entity with the same name as the component. ModelSim does this because IEEE Std 1076-1987 contained a flaw that made it almost impossible for an entity to be directly visible if it had the same name as the component. This meant if a component was declared in an architecture, any entity with the same name above that declaration would be hidden because component/entity names cannot be overloaded. As a result, ModelSim observes the following rules for determining default binding:

- If performing default binding at load time, search the libraries specified with the `-Lf` argument to `vsim`.
- If a directly visible entity has the same name as the component, use it.
- If an entity would be directly visible in the absence of the component declaration, use it.

- If the component is declared in a package, search the library that contained the package for an entity with the same name.

If none of these methods is successful, ModelSim then does the following:

- Search the work library.
- Search all other libraries that are currently visible by means of the **library** clause.
- If performing default binding at load time, search the libraries specified with the **-L** argument to **vsim**.

Note that these last three searches are an extension to the 1076 standard.


Disabling Default Binding

If you want default binding to occur using only configurations, you can disable normal default binding methods by setting the [RequireConfigForAllDefaultBinding](#) variable in the *modelsim.ini* file to 1 (true).

Delta Delays

Event-based simulators such as ModelSim may process many events at a given simulation time. Multiple signals may need updating, statements that are sensitive to these signals must be executed, and any new events that result from these statements must then be queued and executed as well. The steps taken to evaluate the design without advancing simulation time are referred to as "delta times" or just "deltas."

The diagram below represents the process for VHDL designs. This process continues until the end of simulation time.

Figure 6-1. VHDL Delta Delay Process

This mechanism in event-based simulators may cause unexpected results. Consider the following code fragment:

```

clk2 <= clk;

process (rst, clk)
begin
  if(rst = '0')then
    s0 <= '0';
  elsif(clk'event and clk='1') then
    s0 <= inp;
  end if;
end process;

process (rst, clk2)
begin
  if(rst = '0')then
    s1 <= '0';
  elsif(clk2'event and clk2='1') then
    s1 <= s0;
  end if;
end process;

```

In this example you have two synchronous processes, one triggered with *clk* and the other with *clk2*. To your surprise, the signals change in the *clk2* process on the same edge as they are set in the *clk* process. As a result, the value of *inp* appears at *s1* rather than *s0*.

During simulation an event on *clk* occurs (from the test bench). From this event ModelSim performs the "*clk2 <= clk*" assignment and the process which is sensitive to *clk*. Before advancing the simulation time, ModelSim finds that the process sensitive to *clk2* can also be

run. Since there are no delays present, the effect is that the value of *inp* appears at *s1* in the same simulation cycle.

In order to get the expected results, you must do one of the following:

- Insert a delay at every output
- Make certain to use the same clock
- Insert a delta delay

To insert a delta delay, you would modify the code like this:

```
process (rst, clk)
begin
  if(rst = '0')then
    s0 <= '0';
  elsif(clk'event and clk='1') then
    s0 <= inp;
  end if;
end process;
  s0_delayed <= s0;
process (rst, clk2)
begin
  if(rst = '0')then
    s1 <= '0';
  elsif(clk2'event and clk2='1') then
    s1 <= s0_delayed;
  end if;
end process;
```

The best way to debug delta delay problems is observe your signals in the List window. There you can see how values change at each delta time.

Detecting Infinite Zero-Delay Loops

If a large number of deltas occur without advancing time, it is usually a symptom of an infinite zero-delay loop in the design. In order to detect the presence of these loops, ModelSim defines a limit, the “iteration limit”, on the number of successive deltas that can occur. When ModelSim reaches the iteration limit, it issues a warning message.

The iteration limit default value is 1000. If you receive an iteration limit warning, first increase the iteration limit and try to continue simulation. You can set the iteration limit from the **Simulate > Runtime Options** menu or by modifying the **IterationLimit** variable in the *modelsim.ini*. See [modelsim.ini Variables](#) for more information on modifying the *modelsim.ini* file.

If the problem persists, look for zero-delay loops. Run the simulation and look at the source code when the error occurs. Use the step button to step through the code and see which signals

or variables are continuously oscillating. Two common causes are a loop that has no exit, or a series of gates with zero delay where the outputs are connected back to the inputs.

Using the TextIO Package

The TextIO package is defined within the *VHDL Language Reference Manual, IEEE Std 1076*. This package allows human-readable text input from a declared source within a VHDL file during simulation.

To access the routines in TextIO, include the following statement in your VHDL source code:

```
USE std.textio.all;
```

A simple example using the package TextIO is:

```
USE std.textio.all;
ENTITY simple_textio IS
END;

ARCHITECTURE simple_behavior OF simple_textio IS
BEGIN
PROCESS
    VARIABLE i: INTEGER:= 42;
    VARIABLE LLL: LINE;
BEGIN
    WRITE (LLL, i);
    WRITELINE (OUTPUT, LLL);
    WAIT;
END PROCESS;
END simple_behavior;
```

Syntax for File Declaration

The VHDL 1987 syntax for a file declaration is:

```
file identifier : subtype_indication is [ mode ] file_logical_name ;
```

where "file_logical_name" must be a string expression.

In newer versions of the 1076 spec, syntax for a file declaration is:

```
file identifier_list : subtype_indication [ file_open_information ] ;
```

where "file_open_information" is:

```
[open file_open_kind_expression] is file_logical_name
```

You can specify a full or relative path as the file_logical_name; for example (VHDL 1987):

Normally if a file is declared within an architecture, process, or package, the file is opened when you start the simulator and is closed when you exit from it. If a file is declared in a subprogram,

the file is opened when the subprogram is called and closed when execution RETURNS from the subprogram. Alternatively, the opening of files can be delayed until the first read or write by setting the [DelayFileOpen](#) variable in the *modelsim.ini* file. Also, the number of concurrently open files can be controlled by the [ConcurrentFileLimit](#) variable. These variables help you manage a large number of files during simulation. See [modelsim.ini Variables](#) for more details.

Using STD_INPUT and STD_OUTPUT Within ModelSim

The standard VHDL1987 TextIO package contains the following file declarations:

```
file input: TEXT is in "STD_INPUT";
file output: TEXT is out "STD_OUTPUT";
```

Updated versions of the TextIO package contain these file declarations:

```
file input: TEXT open read_mode is "STD_INPUT";
file output: TEXT open write_mode is "STD_OUTPUT";
```

STD_INPUT is a file_logical_name that refers to characters that are entered interactively from the keyboard, and STD_OUTPUT refers to text that is displayed on the screen.

In ModelSim, reading from the STD_INPUT file allows you to enter text into the current buffer from a prompt in the Transcript pane. The lines written to the STD_OUTPUT file appear in the Transcript.

TextIO Implementation Issues

Writing Strings and Aggregates

A common error in VHDL source code occurs when a call to a WRITE procedure does not specify whether the argument is of type STRING or BIT_VECTOR. For example, the VHDL procedure:

```
WRITE (L, "hello");
```

will cause the following error:

```
ERROR: Subprogram "WRITE" is ambiguous.
```

In the TextIO package, the WRITE procedure is overloaded for the types STRING and BIT_VECTOR. These lines are reproduced here:

```
procedure WRITE(L: inout LINE; VALUE: in BIT_VECTOR;
    JUSTIFIED: in SIDE:= RIGHT; FIELD: in WIDTH := 0);

procedure WRITE(L: inout LINE; VALUE: in STRING;
    JUSTIFIED: in SIDE:= RIGHT; FIELD: in WIDTH := 0);
```

The error occurs because the argument "hello" could be interpreted as a string or a bit vector, but the compiler is not allowed to determine the argument type until it knows which function is being called.

The following procedure call also generates an error:

```
WRITE (L, "010101");
```

This call is even more ambiguous, because the compiler could not determine, even if allowed to, whether the argument "010101" should be interpreted as a string or a bit vector.

There are two possible solutions to this problem:

- Use a qualified expression to specify the type, as in:

```
WRITE (L, string'("hello"));
```

- Call a procedure that is not overloaded, as in:

```
WRITE_STRING (L, "hello");
```

The WRITE_STRING procedure simply defines the value to be a STRING and calls the WRITE procedure, but it serves as a shell around the WRITE procedure that solves the overloading problem. For further details, refer to the WRITE_STRING procedure in the io_utils package, which is located in the file <install_dir>/modeltech/examples/misc/io_utils.vhd.

Reading and Writing Hexadecimal Numbers

The reading and writing of hexadecimal numbers is not specified in standard VHDL. The Issues Screening and Analysis Committee of the VHDL Analysis and Standardization Group (ISAC-VASG) has specified that the TextIO package reads and writes only decimal numbers.

To expand this functionality, ModelSim supplies hexadecimal routines in the package io_utils, which is located in the file <install_dir>/modeltech/examples/misc/io_utils.vhd. To use these routines, compile the io_utils package and then include the following use clauses in your VHDL source code:

```
use std.textio.all;
use work.io_utils.all;
```

Dangling Pointers

Dangling pointers are easily created when using the TextIO package, because WRITELINE de-allocates the access type (pointer) that is passed to it. Following are examples of good and bad VHDL coding styles:

Bad VHDL (because L1 and L2 both point to the same buffer):

```
READLINE (infile, L1);      -- Read and allocate buffer
L2 := L1;                  -- Copy pointers
WRITELINE (outfile, L1);   -- Deallocate buffer
```

Good VHDL (because L1 and L2 point to different buffers):

```
READLINE (infile, L1);      -- Read and allocate buffer
L2 := new string'(L1.all);  -- Copy contents
WRITELINE (outfile, L1);   -- Deallocate buffer
```

The ENDLINE Function

The ENDLINE function described in the *IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1987* contains invalid VHDL syntax and cannot be implemented in VHDL. This is because access values must be passed as variables, but functions do not allow variable parameters.

Based on an ISAC-VASG recommendation the ENDLINE function has been removed from the TextIO package. The following test may be substituted for this function:

```
(L = NULL) OR (L'LENGTH = 0)
```

The ENDFILE Function

In the *VHDL Language Reference Manuals*, the ENDFILE function is listed as:

```
-- function ENDFILE (L: in TEXT) return BOOLEAN;
```

As you can see, this function is commented out of the standard TextIO package. This is because the ENDFILE function is implicitly declared, so it can be used with files of any type, not just files of type TEXT.

Using Alternative Input/Output Files

You can use the TextIO package to read and write to your own files. To do this, just declare an input or output file of type TEXT. For example, for an input file:

The VHDL1987 declaration is:

```
file myinput : TEXT is in "pathname.dat";
```

The VHDL1993 declaration is:

```
file myinput : TEXT open read_mode is "pathname.dat";
```

Then include the identifier for this file ("myinput" in this example) in the READLINE or WRITELINE procedure call.

Flushing the TEXTIO Buffer

Flushing of the TEXTIO buffer is controlled by the [UnbufferedOutput](#) variable in the *modelsim.ini* file.

Providing Stimulus

You can provide an input stimulus to a design by reading data vectors from a file and assigning their values to signals. You can then verify the results of this input. A VHDL test bench has been included with the ModelSim install files as an example. Check for this file:

```
<install_dir>/modeltech/examples/misc/stimulus.vhd
```

VITAL Usage and Compliance

The VITAL (VHDL Initiative Towards ASIC Libraries) modeling specification is sponsored by the IEEE to promote the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit) components in VHDL.

The IEEE 1076.4 VITAL ASIC Modeling Specification is available from the Institute of Electrical and Electronics Engineers, Inc.

IEEE Customer Service
445 Hoes Lane
Piscataway, NJ 08854-1331

Tel: (732) 981-0060
Fax: (732) 981-1721

<http://www.ieee.org>

VITAL Source Code

The source code for VITAL packages is provided in the following ModelSim installation directories:

```
/<install_dir>/vhdl_src/vital22b  
    /vital95  
    /vital2000
```

VITAL 1995 and 2000 Packages

VITAL 1995 accelerated packages are pre-compiled into the **ieee** library in the installation directory. VITAL 2000 accelerated packages are pre-compiled into the **vital2000** library. If you need to use the newer library, you either need to change the **ieee** library mapping or add a **use** clause to your VHDL code to access the VITAL 2000 packages.

To change the ieee library mapping, issue the following command:

```
vmap ieee <modeltech>/vital2000
```

Or, alternatively, add use clauses to your code:

```
LIBRARY vital2000;
USE vital2000.vital_primitives.all;
USE vital2000.vital_timing.all;
USE vital2000.vital_memory.all;
```

Note that if your design uses two libraries—one that depends on vital95 and one that depends on vital2000—then you will have to change the references in the source code to vital2000. Changing the library mapping will not work.

ModelSim VITAL built-ins are generally updated as new releases of the VITAL packages become available.

VITAL Compliance

A simulator is VITAL-compliant if it implements the SDF mapping and if it correctly simulates designs using the VITAL packages—as outlined in the VITAL Model Development Specification. ModelSim is compliant with the IEEE 1076.4 VITAL ASIC Modeling Specification. In addition, ModelSim accelerates the VITAL_Timing, VITAL_Primitives, and VITAL_memory packages. The optimized procedures are functionally equivalent to the IEEE 1076.4 VITAL ASIC Modeling Specification (VITAL 1995 and 2000).

VITAL Compliance Checking

If you are using VITAL 2.2b, you must turn off the compliance checking either by not setting the attributes, or by invoking vcom with the argument **-novitalcheck**.

Compiling and Simulating with Accelerated VITAL Packages

The **vcom** command automatically recognizes that a VITAL function is being referenced from the ieee library and generates code to call the optimized built-in routines.

Invoke vcom with the **-novital** argument if you do not want to use the built-in VITAL routines (when debugging for instance). To exclude all VITAL functions, use **-novital all**:

vcom -novital all design.vhd

To exclude selected VITAL functions, use one or more **-novital <fname>** arguments:

vcom -novital VitalTimingCheck -novital VitalAND design.vhd

The -novital switch only affects calls to VITAL functions from the design units currently being compiled. Pre-compiled design units referenced from the current design units will still call the built-in functions unless they too are compiled with the -novital argument.

VHDL Utilities Package (util)

The util package contains various VHDL utilities that you can run as commands. The package is part of the modelsim_lib library, which is located in the /modeltech tree and is mapped in the default *modelsim.ini* file.

To include the utilities in this package, add the following lines similar to your VHDL code:

```
library modelsim_lib;
use modelsim_lib.util.all;
```

get_resolution

The get_resolution utility returns the current simulator resolution as a real number. For example, a resolution of 1 femtosecond (1 fs) corresponds to 1e-15.

Syntax

```
resval := get_resolution;
```

Returns

Name	Type	Description
resval	real	The simulator resolution represented as a real

Arguments

None

Related functions

- [to_real\(\)](#)
- [to_time\(\)](#)

Example

If the simulator resolution is set to 10ps, and you invoke the command:

```
resval := get_resolution;
```

the value returned to resval would be 1e-11.

init_signal_driver()

The init_signal_driver() utility drives the value of a VHDL signal or Verilog net onto an existing VHDL signal or Verilog net. This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture (such as a test bench).

See [init_signal_driver](#) for complete details.

init_signal_spy()

The init_signal_spy() utility mirrors the value of a VHDL signal or Verilog register/net onto an existing VHDL signal or Verilog register. This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture (such as a test bench).

See [init_signal_spy](#) for complete details.

signal_force()

The signal_force() utility forces the value specified onto an existing VHDL signal or Verilog register or net. This allows you to force signals, registers, or nets at any level of the design hierarchy from within a VHDL architecture (such as a test bench). A signal_force works the same as the [force](#) command with the exception that you cannot issue a repeating force.

See [signal_force](#) for complete details.

signal_release()

The signal_release() utility releases any force that was applied to an existing VHDL signal or Verilog register or net. This allows you to release signals, registers, or nets at any level of the design hierarchy from within a VHDL architecture (such as a test bench). A signal_release works the same as the [noforce](#) command.

See [signal_release](#) for complete details.

to_real()

The to_real() utility converts the physical type time value into a real value with respect to the current value of simulator resolution. The precision of the converted value is determined by the simulator resolution. For example, if you were converting 1900 fs to a real and the simulator resolution was ps, then the real value would be rounded to 2.0 (that is, 2 ps).

Syntax

```
realval := to_real(timeval);
```

Returns

Name	Type	Description
realval	real	The time value represented as a real with respect to the simulator resolution

Arguments

Name	Type	Description
timeval	time	The value of the physical type time

Related functions

- [get_resolution](#)
- [to_time\(\)](#)

Example

If the simulator resolution is set to ps, and you enter the following function:

```
realval := to_real(12.99 ns);
```

then the value returned to realval would be 12990.0. If you wanted the returned value to be in units of nanoseconds (ns) instead, you would use the [get_resolution](#) function to recalculate the value:

```
realval := 1e+9 * (to_real(12.99 ns)) * get_resolution();
```

If you wanted the returned value to be in units of femtoseconds (fs), you would enter the function this way:

```
realval := 1e+15 * (to_real(12.99 ns)) * get_resolution();
```

to_time()

The to_time() utility converts a real value into a time value with respect to the current simulator resolution. The precision of the converted value is determined by the simulator resolution. For example, if you converted 5.9 to a time and the simulator resolution was 1 ps, then the time value would be rounded to 6 ps.

Syntax

```
timeval := to_time(realval);
```

Returns

Name	Type	Description
timeval	time	The real value represented as a physical type time with respect to the simulator resolution

Arguments

Name	Type	Description
realval	real	The value of the type real

Related functions

- [get_resolution](#)
- [to_real\(\)](#)

Example

If the simulator resolution is set to 1 ps, and you enter the following function:

```
timeval := to_time(72.49);
```

then the value returned to timeval would be 72 ps.

Modeling Memory

If you want to model a memory with VHDL using signals, you may encounter either of the following common problems with simulation:

- Memory allocation error, which typically means the simulator ran out of memory and failed to allocate enough storage.
- Very long times to load, elaborate, or run.

These problems usually result from the fact that signals consume a substantial amount of memory (many dozens of bytes per bit), all of which must be loaded or initialized before your simulation starts.

As an alternative, you can model a memory design using variables or protected types instead of signals, which provides the following performance benefits:

- Reduced storage required to model the memory, by as much as one or two orders of magnitude
- Reduced startup and run times
- Elimination of associated memory allocation errors

Examples of Different Memory Models

[Example 6-1](#) shown below uses different VHDL architectures for the entity named memory to provide the following models for storing RAM:

- bad_style_87 — uses a VHDL signal
- style_87 — uses variables in the memory process
- style_93 — uses variables in the architecture

For large memories, the run time for architecture bad_style_87 is many times longer than the other two and uses much more memory. Because of this, you should avoid using VHDL signals to model memory.

To implement this model, you will need functions that convert vectors to integers. To use it, you will probably need to convert integers to vectors.

Converting an Integer Into a bit_vector

The following code shows how to convert an integer variable into a bit_vector.

```
library ieee;
use ieee.numeric_bit.ALL;

entity test is
end test;

architecture only of test is
    signal s1 : bit_vector(7 downto 0);
    signal int : integer := 45;
begin
    p:process
    begin
        wait for 10 ns;
        s1 <= bit_vector(to_signed(int,8));
    end process p;
end only;
```

Examples Using VHDL1987, VHDL1993, VHDL2002 Architectures

- [Example 6-1](#) contains two VHDL architectures that demonstrate recommended memory models: style_93 uses shared variables as part of a process, style_87 uses For comparison, a third architecture, bad_style_87, shows the use of signals.

The style_87 and style_93 architectures work with equal efficiency for this example. However, VHDL 1993 offers additional flexibility because the RAM storage can be shared among multiple processes. In the example, a second process is shown that initializes the memory; you could add other processes to create a multi-ported memory.

- Example 6-2 is a package (named conversions) that is included by the memory model in Example 6-1.
- For completeness, Example 6-3 shows protected types using VHDL 2002. Note that using protected types offers no advantage over shared variables.

Example 6-1. Memory Model Using VHDL87 and VHDL93 Architectures

Example functions are provided below in package “conversions.”

```
-- Source:      memory.vhd
-- Component:   VHDL synchronous, single-port RAM
-- Remarks:    Provides three different architectures

library ieee;
use ieee.std_logic_1164.all;
use work.conversions.all;

entity memory is
    generic(add_bits : integer := 12;
            data_bits : integer := 32);
    port(add_in : in std_ulogic_vector(add_bits-1 downto 0);
         data_in : in std_ulogic_vector(data_bits-1 downto 0);
         data_out : out std_ulogic_vector(data_bits-1 downto 0);
         cs, mwrite : in std_ulogic;
         do_init : in std_ulogic);
    subtype word is std_ulogic_vector(data_bits-1 downto 0);
    constant nwords : integer := 2 ** add_bits;
    type ram_type is array(0 to nwords-1) of word;
end;
```

```
architecture style_93 of memory is
-----
shared variable ram : ram_type;
-----
begin
memory:
process (cs)
    variable address : natural;
begin
    if rising_edge(cs) then
        address := sulp_to_natural(add_in);
        if (mwrite = '1') then
            ram(address) := data_in;
        end if;
        data_out <= ram(address);
    end if;
end process memory;
-- illustrates a second process using the shared variable
initialize:
process (do_init)
    variable address : natural;
begin
    if rising_edge(do_init) then
        for address in 0 to nwords-1 loop
            ram(address) := data_in;
        end loop;
    end if;
end process initialize;
end architecture style_93;

architecture style_87 of memory is
begin
memory:
process (cs)
-----
variable ram : ram_type;
-----
variable address : natural;
begin
    if rising_edge(cs) then
        address := sulp_to_natural(add_in);
        if (mwrite = '1') then
            ram(address) := data_in;
        end if;
        data_out <= ram(address);
    end if;
end process;
end style_87;
```

```

architecture bad_style_87 of memory is
-----
signal ram : ram_type;
-----
begin
memory:
process (cs)
    variable address : natural := 0;
begin
    if rising_edge(cs) then
        address := sulv_to_natural(add_in);
        if (mwrite = '1') then
            ram(address) <= data_in;
            data_out <= data_in;
        else
            data_out <= ram(address);
        end if;
    end if;
end process;
end bad_style_87;

```

Example 6-2. Conversions Package

```

library ieee;
use ieee.std_logic_1164.all;

package conversions is
    function sulv_to_natural(x : std_ulogic_vector) return
        natural;
    function natural_to_sulv(n, bits : natural) return
        std_ulogic_vector;
end conversions;

package body conversions is

    function sulv_to_natural(x : std_ulogic_vector) return
        natural is
        variable n : natural := 0;
        variable failure : boolean := false;
    begin
        assert (x'high - x'low + 1) <= 31
            report "Range of sulv_to_natural argument exceeds
                natural range"
            severity error;
        for i in x'range loop
            n := n * 2;
            case x(i) is
                when '1' | 'H' => n := n + 1;
                when '0' | 'L' => null;
                when others      => failure := true;
            end case;
        end loop;
    end;

```

```
assert not failure
    report "sulv_to_natural cannot convert indefinite
           std_ulogic_vector"
           severity error;

if failure then
    return 0;
else
    return n;
end if;
end sulv_to_natural;

function natural_to_sulv(n, bits : natural) return
    std_ulogic_vector is
variable x : std_ulogic_vector(bits-1 downto 0) :=
    (others => '0');
variable tempn : natural := n;
begin
    for i in x'reverse_range loop
        if (tempn mod 2) = 1 then
            x(i) := '1';
        end if;
        tempn := tempn / 2;
    end loop;
    return x;
end natural_to_sulv;

end conversions;
```

Example 6-3. Memory Model Using VHDL02 Architecture

```
-----
-- Source:      sp_syn_ram_protected.vhd
-- Component:   VHDL synchronous, single-port RAM
-- Remarks:    Various VHDL examples: random access memory (RAM)
-----

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY sp_syn_ram_protected IS
  GENERIC (
    data_width : positive := 8;
    addr_width : positive := 3
  );
  PORT (
    inclk      : IN  std_logic;
    outclk     : IN  std_logic;
    we         : IN  std_logic;
    addr       : IN  unsigned(addr_width-1 DOWNTO 0);
    data_in    : IN  std_logic_vector(data_width-1 DOWNTO 0);
    data_out   : OUT std_logic_vector(data_width-1 DOWNTO 0)
  );
END sp_syn_ram_protected;

ARCHITECTURE intarch OF sp_syn_ram_protected IS

  TYPE mem_type IS PROTECTED
    PROCEDURE write ( data : IN std_logic_vector(data_width-1 downto 0);
                      addr : IN unsigned(addr_width-1 DOWNTO 0));
    IMPURE FUNCTION read   ( addr : IN unsigned(addr_width-1 DOWNTO 0))
  RETURN
    std_logic_vector;
  END PROTECTED mem_type;

  TYPE mem_type IS PROTECTED BODY
    TYPE mem_array IS ARRAY (0 TO 2**addr_width-1) OF
      std_logic_vector(data_width-1 DOWNTO 0);
    VARIABLE mem : mem_array;

    PROCEDURE write ( data : IN std_logic_vector(data_width-1 downto 0);
                      addr : IN unsigned(addr_width-1 DOWNTO 0)) IS
    BEGIN
      mem(to_integer(addr)) := data;
    END;

    IMPURE FUNCTION read   ( addr : IN unsigned(addr_width-1 DOWNTO 0))
  RETURN
    std_logic_vector IS
    BEGIN
      return mem(to_integer(addr));
    END;

  END PROTECTED BODY mem_type;
```

```
SHARED VARIABLE memory : mem_type;

BEGIN

    ASSERT data_width <= 32
        REPORT "### Illegal data width detected"
        SEVERITY failure;

    control_proc : PROCESS (inclk, outclk)

    BEGIN
        IF (inclk'event AND inclk = '1') THEN
            IF (we = '1') THEN
                memory.write(data_in, addr);
            END IF;
        END IF;

        IF (outclk'event AND outclk = '1') THEN
            data_out <= memory.read(addr);
        END IF;
    END PROCESS;

END intarch;

-----
-- Source:      ram_tb.vhd
-- Component:   VHDL test bench for RAM memory example
-- Remarks:     Simple VHDL example: random access memory (RAM)
-----

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY ram_tb IS
END ram_tb;

ARCHITECTURE testbench OF ram_tb IS

    -----
    -- Component declaration single-port RAM
    -----
COMPONENT sp_syn_ram_protected
    GENERIC (
        data_width : positive := 8;
        addr_width : positive := 3
    );
    PORT (
        inclk      : IN  std_logic;
        outclk     : IN  std_logic;
        we         : IN  std_logic;
        addr       : IN  unsigned(addr_width-1 DOWNTO 0);
        data_in    : IN  std_logic_vector(data_width-1 DOWNTO 0);
        data_out   : OUT std_logic_vector(data_width-1 DOWNTO 0)
    );
END COMPONENT;
```

```

-- Intermediate signals and constants
-----
SIGNAL    addr      : unsigned(19 DOWNTO 0);
SIGNAL    inaddr    : unsigned(3 DOWNTO 0);
SIGNAL    outaddr   : unsigned(3 DOWNTO 0);
SIGNAL    data_in   : unsigned(31 DOWNTO 0);
SIGNAL    data_in1  : std_logic_vector(7 DOWNTO 0);
SIGNAL    data_spl  : std_logic_vector(7 DOWNTO 0);
SIGNAL    we        : std_logic;
SIGNAL    clk       : std_logic;
CONSTANT clk_pd   : time := 100 ns;

BEGIN

-----  

-- instantiations of single-port RAM architectures.  

-- All architectures behave equivalently, but they  

-- have different implementations. The signal-based  

-- architecture (rtl) is not a recommended style.
-----  

spram1 : entity work.sp_syn_ram_protected
  GENERIC MAP (
    data_width => 8,
    addr_width => 12)
  PORT MAP (
    inclk     => clk,
    outclk    => clk,
    we        => we,
    addr      => addr(11 downto 0),
    data_in   => data_in1,
    data_out  => data_spl);

-----  

-- clock generator
-----  

clock_driver : PROCESS
BEGIN
  clk <= '0';
  WAIT FOR clk_pd / 2;
  LOOP
    clk <= '1', '0' AFTER clk_pd / 2;
    WAIT FOR clk_pd;
  END LOOP;
END PROCESS;

-----  

-- data-in process
-----  

datain_drivers : PROCESS(data_in)
BEGIN
  data_in1 <= std_logic_vector(data_in(7 downto 0));
END PROCESS;

-----  

-- simulation control process
-----  

ctrl_sim : PROCESS

```

```
BEGIN
    FOR i IN 0 TO 1023 LOOP
        we      <= '1';
        data_in <= to_unsigned(9000 + i, data_in'length);
        addr    <= to_unsigned(i, addr'length);
        inaddr  <= to_unsigned(i, inaddr'length);
        outaddr <= to_unsigned(i, outaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        data_in <= to_unsigned(7 + i, data_in'length);
        addr    <= to_unsigned(1 + i, addr'length);
        inaddr  <= to_unsigned(1 + i, inaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        data_in <= to_unsigned(3, data_in'length);
        addr    <= to_unsigned(2 + i, addr'length);
        inaddr  <= to_unsigned(2 + i, inaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        data_in <= to_unsigned(30330, data_in'length);
        addr    <= to_unsigned(3 + i, addr'length);
        inaddr  <= to_unsigned(3 + i, inaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        we      <= '0';
        addr    <= to_unsigned(i, addr'length);
        outaddr <= to_unsigned(i, outaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        addr    <= to_unsigned(1 + i, addr'length);
        outaddr <= to_unsigned(1 + i, outaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        addr    <= to_unsigned(2 + i, addr'length);
        outaddr <= to_unsigned(2 + i, outaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

        addr    <= to_unsigned(3 + i, addr'length);
        outaddr <= to_unsigned(3 + i, outaddr'length);
        WAIT UNTIL clk'EVENT AND clk = '0';
        WAIT UNTIL clk'EVENT AND clk = '0';

    END LOOP;
    ASSERT false
        REPORT "### End of Simulation!"
        SEVERITY failure;
END PROCESS;

END testbench;
```

Affecting Performance by Cancelling Scheduled Events

Simulation performance is likely to get worse if events are scheduled far into the future but then cancelled before they take effect. This situation acts like a memory leak and slows down simulation.

In VHDL, this situation can occur several ways. The most common are waits with time-out clauses and projected waveforms in signal assignments.

The following shows a wait with a time-out:

```
signals synch : bit := '0';
...
p: process
begin
    wait for 10 ms until synch = 1;
end process;

synch <= not synch after 10 ns;
```

At time 0, process *p* makes an event for time 10ms. When *synch* goes to 1 at 10 ns, the event at 10 ms is marked as cancelled but not deleted, and a new event is scheduled at 10ms + 10ns. The cancelled events are not reclaimed until time 10ms is reached and the cancelled event is processed. As a result, there will be 500000 (10ms/20ns) cancelled but un-deleted events. Once 10ms is reached, memory will no longer increase because the simulator will be reclaiming events as fast as they are added.

For projected waveforms, the following would behave the same way:

```
signals synch : bit := '0';
...
p: process(synch)
begin
    output <= '0', '1' after 10ms;
end process;

synch <= not synch after 10 ns;
```


Chapter 7

Verilog and SystemVerilog Simulation

This chapter describes how to compile and simulate Verilog and SystemVerilog designs with ModelSim. This chapter covers the following topics:

- [Basic Verilog Usage](#) — A brief outline of the steps for using Verilog in a ModelSim design.
- [Verilog Compilation](#) — Information on the requirements for compiling Verilog designs and libraries.
- [Verilog Simulation](#) — Information on the requirements for running simulation.
- [Cell Libraries](#) — Criteria for using Verilog cell libraries from ASIC and FPGA vendors that are compatible with ModelSim.
- [System Tasks and Functions](#) — System tasks and functions that are built into the simulator.
- [Compiler Directives](#) — Verilog compiler directives supported for ModelSim.
- [Verilog PLI/VPI and SystemVerilog DPI](#) — Verilog and SystemVerilog interfaces that you can use to define tasks and functions that communicate with the simulator through a C procedural interface.

Standards, Nomenclature, and Conventions

ModelSim implements the Verilog and SystemVerilog languages as defined by the following standards:

- IEEE 1364-2005 and 1364-1995 (Verilog)
- IEEE 1800-2007 and 1800-2005 (SystemVerilog)

Note



ModelSim supports partial implementation of SystemVerilog IEEE Std 1800-2005. For release-specific information on currently supported implementation, refer to the following text file located in the ModelSim installation directory:

<install_dir>/docs/technotes/sysvlog.note

SystemVerilog is built “on top of” IEEE Std 1364 for the Verilog HDL and improves the productivity, readability, and reusability of Verilog-based code. The language enhancements in SystemVerilog provide more concise hardware descriptions, while still providing an easy route with existing tools into current hardware implementation flows. The enhancements also provide extensive support for directed and constrained random testbench development, coverage-driven verification, and assertion-based verification.

The standard for SystemVerilog specifies extensions for a higher level of abstraction for modeling and verification with the Verilog hardware description language (HDL). This standard includes design specification methods, embedded assertions language, testbench language including coverage and assertions application programming interface (API), and a direct programming interface (DPI).

In this chapter, the following terms apply:

- “Verilog” refers to IEEE Std 1364 for the Verilog HDL.
- “Verilog-2001” refers to IEEE Std 1364-2001 for the Verilog HDL.
- “Verilog-1995” refers to IEEE Std 1364-1995 for the Verilog HDL.
- “SystemVerilog” refers to the extensions to the Verilog standard (IEEE Std 1364) as defined in IEEE Std 1800-2007.

Basic Verilog Usage

Simulating Verilog designs with ModelSim consists of the following general steps:

1. Compile your Verilog code into one or more libraries using the [vlog](#) command. See [Verilog Compilation](#) for details.
2. Load your design with the [vsim](#) command. Refer to [Verilog Simulation](#).
3. Simulate the loaded design and debug as needed.

Verilog Compilation

The first time you compile a design there is a two-step process:

1. Create a working library with [vlib](#) or select **File > New > Library**.
2. Compile the design using [vlog](#) or select **Compile > Compile**.

Creating a Working Library

Before you can compile your design, you must create a library in which to store the compilation results. Use the **vlib** command or select **File > New > Library** to create a new library. For example:

```
vlib work
```

This creates a library named **work**. By default compilation results are stored in the **work** library.

The **work** library is actually a subdirectory named *work*. This subdirectory contains a special file named *_info*. Do not create libraries using UNIX commands – always use the **vlib** command.

See [Design Libraries](#) for additional information on working with libraries.

Invoking the Verilog Compiler

The vlog command invokes the Verilog compiler, which compiles Verilog source code into retargetable, executable code. You can simulate your design on any supported platform without having to recompile your design; the library format is also compatible across all platforms.

As the design compiles, the resulting object code for modules and user-defined primitives (UDPs) is generated into a library. As noted above, the compiler places results into the **work** library by default. You can specify an alternate library with the **-work** argument of the vlog command.

Example 7-1. Invocation of the Verilog Compiler

The following example shows how to use the **vlog** command to invoke the Verilog compiler:

```
vlog top.v +libext+.v+.u -y vlog_lib
```

After compiling *top.v*, **vlog** searches the *vlog_lib* library for files with modules with the same name as primitives referenced, but undefined in *top.v*. The use of **+libext+.v+.u** implies filenames with a *.v* or *.u* suffix (any combination of suffixes may be used). Only referenced definitions are compiled.

Verilog Case Sensitivity

Note that Verilog and SystemVerilog are case-sensitive languages. For example, *c1k* and *CLK* are regarded as different names that you can apply to different signals or variables. This differs from VHDL, which is case-insensitive.

Parsing SystemVerilog Keywords

With standard Verilog files (*<filename>.v*), **vlog** does not automatically parse SystemVerilog keywords. SystemVerilog keywords are parsed when either of the following situations exists:

- Any file within the design contains the .sv file extension
- You use the -sv argument with the **vlog** command

The following examples of the **vlog** command show how to enable SystemVerilog features and keywords in ModelSim:

```
vlog testbench.sv top.v memory.v cache.v
vlog -sv testbench.v proc.v
```

In the first example, the .sv extension for *testbench* automatically causes ModelSim to parse SystemVerilog keywords. In the second example, the -sv argument enables SystemVerilog features and keywords.

Though a primary goal of the SystemVerilog standardization efforts has been to ensure full backward compatibility with the Verilog standard, there is an issue with keywords.

SystemVerilog adds several new reserved keywords to the Verilog language (see Table B-1 in Annex B of the 1800-2005 SystemVerilog standard). If your design uses one of these keywords as a regular identifier for a variable, module, task, or function, then your design will not compile in ModelSim.

Recognizing SystemVerilog Files by File Name Extension

If you use the -sv argument with the **vlog** command, then ModelSim assumes that all input files are SystemVerilog, regardless of their respective filename extensions.

If you do not use the -sv argument with the **vlog** command, then ModelSim assumes that only files with the extension .sv, .svh, or .svp are SystemVerilog.

File extensions of include files

Similarly, if you do not use the -sv argument while reading in a file that uses an `include statement to specify an include file, then the file extension of the include file is ignored and the language is assumed to be the same as the file containing the `include. For example, if you do not use the -sv argument:

If a.v included b.sv, then b.sv would be read as a Verilog file.
If c.sv included d.v, then d.v would be read as a SystemVerilog file.

File extension settings in modelsim.ini

You can define which file extensions indicate SystemVerilog files with the SVFileExtensions variable in the modelsim.ini file. By default, this variable is defined in modelsim.ini as follows:

```
; SVFileExtensions = sv svp svh
```

For example, the following command:

```
vlog a.v b.sv c.svh d.v
```

reads in a.v and d.v as Verilog files and reads in b.sv and c.svh as SystemVerilog files.

File types affecting compilation units

Note that whether a file is Verilog or SystemVerilog can affect when ModelSim changes from one compilation unit to another.

By default, ModelSim instructs the compiler to treat all files within a compilation command line as separate compilation units (single-file compilation unit mode, which is the equivalent of using vlog -sfcu).

```
vlog a.v aa.v b.sv c.svh d.v
```

ModelSim would group these source files into three compilation units:

Files in first unit — a.v, aa.v, b.sv

File in second unit — c.svh

File in third unit — d.v

This behavior is governed by two basic rules:

- Anything read in is added to the current compilation unit.
- A compilation unit ends at the close of a SystemVerilog file.

Incremental Compilation

ModelSim supports incremental compilation of Verilog designs—there is no requirement to compile an entire design in one invocation of the compiler.

You are not required to compile your design in any particular order (unless you are using SystemVerilog packages; see Note below) because all module and UDP instantiations and external hierarchical references are resolved when the design is loaded by the simulator.

Note



Compilation order may matter when using SystemVerilog packages. As stated in the IEEE std 1800-2005 LRM, section entitled *Referencing data in packages*, which states: “Packages must exist in order for the items they define to be recognized by the scopes in which they are imported.”

Incremental compilation is made possible by deferring these bindings, and as a result some errors cannot be detected during compilation. Commonly, these errors include: modules that were referenced but not compiled, incorrect port connections, and incorrect hierarchical references.

Example 7-2. Incremental Compilation Example

Contents of testbench.sv

```
module testbench;
    timeunit 1ns;
    timeprecision 10ps;
    bit d=1, clk = 0;
    wire q;
    initial
        for (int cycles=0; cycles < 100; cycles++)
            #100 clk = !clk;

    design dut(q, d, clk);
endmodule
```

Contents of design.v:

```
module design(output bit q, input bit d, clk);
    timeunit 1ns;
    timeprecision 10ps;
    always @(posedge clk)
        q = d;
endmodule
```

Compile the design incrementally as follows:

```
ModelSim> vlog testbench.sv
.
# Top level modules:
#   testbench
ModelSim> vlog -sv test1.v
.
# Top level modules:
#   dut
```

Note that the compiler lists each module as a top-level module, although, ultimately, only *testbench* is a top-level module. If a module is not referenced by another module compiled in the same invocation of the compiler, then it is listed as a top-level module. This is just an informative message that you can ignore during incremental compilation.

The message is more useful when you compile an entire design in one invocation of the compiler and need to know the top-level module names for the simulator. For example,

```
% vlog top.v and2.v or2.v
-- Compiling module top
-- Compiling module and2
-- Compiling module or2
```

Top level modules:

top

Automatic Incremental Compilation with **-incr**

The most efficient method of incremental compilation is to manually compile only the modules that have changed. However, this is not always convenient, especially if your source files have compiler directive interdependencies (such as macros). In this case, you may prefer to compile your entire design along with the **-incr** argument. This causes the compiler to automatically determine which modules have changed and generate code only for those modules.

The following is an example of how to compile a design with automatic incremental compilation:

```
% vlog -incr top.v and2.v or2.v
-- Compiling module top
-- Compiling module and2
-- Compiling module or2
```

Top level modules:

top

Now, suppose that you modify the functionality of the *or2* module:

```
% vlog -incr top.v and2.v or2.v
-- Skipping module top
-- Skipping module and2
-- Compiling module or2
```

Top level modules:

top

The compiler informs you that it skipped the modules *top* and *and2*, and compiled *or2*.

Automatic incremental compilation is intelligent about when to compile a module. For example, changing a comment in your source code does not result in a recompile; however, changing the compiler command line arguments results in a recompile of all modules.

Note



Changes to your source code that do not change functionality but that do affect source code line numbers (such as adding a comment line) *will* cause all affected modules to be recompiled. This happens because debug information must be kept current so that ModelSim can trace back to the correct areas of the source code.

Library Usage

All modules and UDPs in a Verilog design must be compiled into one or more libraries. One library is usually sufficient for a simple design, but you may want to organize your modules into various libraries for a complex design. If your design uses different modules having the same

name, then you are required to put those modules in different libraries because design unit names must be unique within a library.

The following is an example of how you may organize your ASIC cells into one library and the rest of your design into another:

```
% vlib work
% vlib asiclib
% vlog -work asiclib and2.v or2.v
-- Compiling module and2
-- Compiling module or2

Top level modules:
    and2
    or2
% vlog top.v
-- Compiling module top

Top level modules:
    top
```

Note that the first compilation uses the **-work asiclib** argument to instruct the compiler to place the results in the **asiclib** library rather than the default **work** library.

Library Search Rules for vlog


Since instantiation bindings are not determined at compile time, you must instruct the simulator to search your libraries when loading the design. The top-level modules are loaded from the library named **work** unless you prefix the modules with the <library>. option. All other Verilog instantiations are resolved in the following order:

- Search libraries specified with **-Lf** arguments in the order they appear on the command line.
- Search the library specified in the [Verilog-XL uselib Compiler Directive](#) section.
- Search libraries specified with **-L** arguments in the order they appear on the command line.
- Search the **work** library.
- Search the library explicitly named in the special escaped identifier instance name.

Handling Sub-Modules with Common Names

Sometimes in one design you need to reference two different modules that have the same name. This situation can occur if you have hierarchical modules organized into separate libraries, and you have commonly-named sub-modules in the libraries that have different definitions. This may happen if you are using vendor-supplied libraries.

For example, say you have the following design configuration:

Example 7-3. Sub-Modules with Common Names

The normal library search rules fail in this situation. For example, if you load the design as follows:

```
vsim -L lib1 -L lib2 top
```

both instantiations of *cellX* resolve to the *lib1* version of *cellX*. On the other hand, if you specify **-L lib2 -L lib1**, both instantiations of *cellX* resolve to the *lib2* version of *cellX*.

To handle this situation, ModelSim implements a special interpretation of the expression **-L work**. When you specify **-L work** first in the search library arguments you are directing **vsim** to search for the instantiated module or UDP in the library that contains the module that does the instantiation.

In the example above you would invoke **vsim** as follows:

```
vsim -L work -L lib1 -L lib2 top
```

SystemVerilog Multi-File Compilation

Declarations in Compilation Unit Scope

SystemVerilog allows the declaration of types, variables, functions, tasks, and other constructs in compilation unit scope (**\$unit**). The visibility of declarations in **\$unit** scope does not extend outside the current compilation unit. Thus, it is important to understand how compilation units are defined by the tool during compilation.

By default, **vlog** operates in Single File Compilation Unit mode (SFCU). This means the visibility of declarations in **\$unit** scope terminates at the end of each source file. Visibility does not carry forward from one file to another, except when a module, interface, or package declaration begins in one file and ends in another file. In that case, the compilation unit spans from the file containing the beginning of the declaration to the file containing the end of the declaration.

vlog also supports a non-default behavior called Multi File Compilation Unit mode (MFCU). In MFCU mode, **vlog** compiles all files given on the command line into one compilation unit. You can invoke **vlog** in MFCU mode as follows:

- For a specific compilation -- with the `-mfcu` argument to **vlog**.
- For all compilations -- by setting the variable **MultiFileCompilationUnit = 1** in the *modelsim.ini* file.

By using either of these methods, you allow declarations in **\$unit** scope to remain in effect throughout the compilation of all files.

In case you have made MFCU the default behavior by setting **MultiFileCompilationUnit = 1** in your *modelsim.ini* file, it is possible to override the default behavior on specific compilations by using the `-sfcu` argument to **vlog**.

Macro Definitions and Compiler Directives in Compilation Unit Scope

According to the SystemVerilog IEEE Std 1800-2005 LRM, the visibility of macro definitions and compiler directives span the lifetime of a single compilation unit. By default, this means the definitions of macros and settings of compiler directives terminate at the end of each source file. They do not carry forward from one file to another, except when a module, interface, or package declaration begins in one file and ends in another file. In that case, the compilation unit spans from the file containing the beginning of the definition to the file containing the end of the definition.

See [Declarations in Compilation Unit Scope](#) for instructions on how to control **vlog**'s handling of compilation units.

Note

 Compiler directives revert to their default values at the end of a compilation unit.

If a compiler directive is specified as an option to the compiler, this setting is used for all compilation units present in the current compilation.

Verilog-XL Compatible Compiler Arguments

The compiler arguments listed below are equivalent to Verilog-XL arguments and may ease the porting of a design to ModelSim. See the **vlog** command for a description of each argument.

```
+define+<macro_name>[=<macro_text>]
+delay_mode_distributed
+delay_mode_path
+delay_mode_unit
+delay_mode_zero
-f <filename>
+incdir+<directory>
+mindelays
+maxdelays
+nowarn<mnemonic>
+typdelays
-u
```

Arguments Supporting Source Libraries

The compiler arguments listed below support source libraries in the same manner as Verilog-XL. See the [vlog](#) command for a description of each argument.

Note that these source libraries are very different from the libraries that the ModelSim compiler uses to store compilation results. You may find it convenient to use these arguments if you are porting a design to ModelSim or if you are familiar with these arguments and prefer to use them.

Source libraries are searched after the source files on the command line are compiled. If there are any unresolved references to modules or UDPs, then the compiler searches the source libraries to satisfy them. The modules compiled from source libraries may in turn have additional unresolved references that cause the source libraries to be searched again. This process is repeated until all references are resolved or until no new unresolved references are found. Source libraries are searched in the order they appear on the command line.

```
-v <filename>
-y <directory>
+libext+<suffix>
+librescan
+nolibcell
-R [<simargs>]
```

Verilog-XL uselib Compiler Directive

The `uselib compiler directive is an alternative source library management scheme to the **-v**, **-y**, and **+libext** compiler arguments. It has the advantage that a design may reference different modules having the same name. You compile designs that contain `uselib directive statements using the **-compile_uselibs** argument (described below) to [vlog](#).

The syntax for the `uselib directive is:

```
`uselib <library_reference>...
```

where <library_reference> can be one or more of the following:

- **dir=<library_directory>**, which is equivalent to the command line argument:
`-y <library_directory>`
- **file=<library_file>**, which is equivalent to the command line argument:
`-v <library_file>`
- **libext=<file_extension>**, which is equivalent to the command line argument:
`+libext+<file_extension>`
- **lib=<library_name>**, which references a library for instantiated objects, specifically modules, interfaces and program blocks, but not packages. You must ensure the correct mappings are set up if the library does not exist in the current working directory. The **-compile_uselibs** argument does not affect this usage of **`uselib**.

For example, the following directive

```
`uselib dir=/h/vendorA libext=.v
```

is equivalent to the following command line arguments:

```
-y /h/vendorA +libext+.v
```

Since the **`uselib** directives are embedded in the Verilog source code, there is more flexibility in defining the source libraries for the instantiations in the design. The appearance of a **`uselib** directive in the source code explicitly defines how instantiations that follow it are resolved, completely overriding any previous **`uselib** directives.

An important feature of ‘uselib’ is to allow a design to reference multiple modules having the same name, therefore independent compilation of the source libraries referenced by the **`uselib`** directives is required.

Each source library should be compiled into its own object library. The compilation of the code containing the **`uselib`** directives only records which object libraries to search for each module instantiation when the design is loaded by the simulator.

Because the **`uselib`** directive is intended to reference source libraries, the simulator must infer the object libraries from the library references. The rule is to assume an object library named **work** in the directory defined in the library reference:

```
dir=<library_directory>
```

or the directory containing the file in the library reference

```
file=<library_file>
```

The simulator will ignore a library reference **libext=<file_extension>**. For example, the following **`uselib`** directives infer the same object library:

```
'uselib dir=/h/vendorA
'uselib file=/h/vendorA/libcells.v
```

In both cases the simulator assumes that the library source is compiled into the object library:

```
/h/vendorA/work
```

The simulator also extends the `uselib directive to explicitly specify the object library with the library reference lib=<library_name>. For example:

```
'uselib lib=/h/vendorA/work
```

The library name can be a complete path to a library, or it can be a logical library name defined with the vmap command.

-compile_uselibs Argument

Use the **-compile_uselibs** argument to [vlog](#) to reference `uselib directives. The argument finds the source files referenced in the directive, compiles them into automatically created object libraries, and updates the *modelsim.ini* file with the logical mappings to the libraries.

When using **-compile_uselibs**, ModelSim determines into which directory to compile the object libraries by choosing, in order, from the following three values:

- The directory name specified by the **-compile_uselibs** argument. For example,

```
-compile_uselibs=./mydir
```
- The directory specified by the MTI_USELIB_DIR environment variable (see [Environment Variables](#))
- A directory named *mti_uselibs* that is created in the current working directory

The following code fragment and compiler invocation show how two different modules that have the same name can be instantiated within the same design:

```
module top;
  `uselib dir=/h/vendorA libext=.v
  NAND2 u1(n1, n2, n3);
  `uselib dir=/h/vendorB libext=.v
  NAND2 u2(n4, n5, n6);
endmodule
```

```
vlog -compile_uselibs top
```

This allows the NAND2 module to have different definitions in the vendorA and vendorB libraries.

uselib is Persistent

As mentioned above, the appearance of a `uselib directive in the source code explicitly defines how instantiations that follow it are resolved. This may result in unexpected consequences. For example, consider the following compile command:

```
vlog -compile_uselibs dut.v srtr.v
```

Assume that *dut.v* contains a `uselib directive. Since *srtr.v* is compiled after *dut.v*, the `uselib directive is still in effect. When *srtr* is loaded it is using the `uselib directive from *dut.v* to decide where to locate modules. If this is not what you intend, then you need to put an empty `uselib at the end of *dut.v* to "close" the previous `uselib statement.

Verilog Configurations

The Verilog 2001 specification added configurations. Configurations specify how a design is "assembled" during the elaboration phase of simulation. Configurations actually consist of two pieces: the library mapping and the configuration itself. The library mapping is used at compile time to determine into which libraries the source files are to be compiled. Here is an example of a simple library map file:

```
library work      ../../top.v;
library rtlLib    lrm_ex_top.v;
library gateLib   lrm_ex_adder.vg;
library aLib      lrm_ex_adder.v;
```

Here is an example of a library map file that uses **-inmdir**:

```
library lib1 src_dir/*.v -inmdir ../../include_dir2, ..., my_inmdir;
```

The name of the library map file is arbitrary. You specify the library map file using the **-libmap** argument to the **vlog** command. Alternatively, you can specify the file name as the first item on the **vlog** command line, and the compiler reads it as a library map file.

The library map file must be compiled along with the Verilog source files. Multiple map files are allowed but each must be preceded by the **-libmap** argument.

The library map file and the configuration can exist in the same or different files. If they are separate, only the map file needs the **-libmap** argument. The configuration is treated as any other Verilog source file.

Configurations and the Library Named work

The library named "work" is treated specially by ModelSim (see [The Library Named "work"](#) for details) for Verilog configurations.

Consider the following code example:

```
config cfg;
```

```
design top;
  instance top.ul use work.ul;
endconfig
```

In this case, work.ul indicates to load ul from the current library.

If you want to create a configuration that loads an instance from a library other than the default work library, you can do, as follows:

1. Make sure the library has been created using the vlib command. For example:

```
vlib mylib
```

2. Define this library (mylib) as the new current (working) library:

```
vlog -work mylib
```

3. Load instance ul from the current library, which is now mylib:

```
config cfg;
  design top;
  instance top.ul use mylib.ul;
endconfig
```

Verilog Generate Statements

ModelSim implements the rules adopted for Verilog 2005, because the Verilog 2001 rules for generate statements had numerous inconsistencies and ambiguities. Most of the 2005 rules are backwards compatible, but there is one key difference related to name visibility.

Name Visibility in Generate Statements

Consider the following code example:

```
module m;
  parameter p = 1;

  generate
    if (p)
      integer x = 1;
    else
      real x = 2.0;
  endgenerate

  initial $display(x);
endmodule
```

This example is legal under 2001 rules. However, it is illegal under the 2005 rules and causes an error in ModelSim. Under the new rules, you cannot hierarchically reference a name in an anonymous scope from outside that scope. In the example above, x does not propagate its visibility upwards, and each condition alternative is considered to be an anonymous scope.

For this example to simulate properly in ModelSim, change it to the following:

```
module m;
    parameter p = 1;

    if (p) begin:s
        integer x = 1;
    end
    else begin:s
        real x = 2.0;
    end

    initial $display(s.x);
endmodule
```

Because the scope is named in this example (`begin:s`), normal hierarchical resolution rules apply and the code runs without error.

In addition, note that the keyword pair `generate - endgenerate` is optional under the 2005 rules and are excluded in the second example.

Verilog Simulation

A Verilog design is ready for simulation after it has been compiled with **vlog**. The simulator may then be invoked with the names of the top-level modules (many designs contain only one top-level module). For example, if your top-level modules are "testbench" and "globals", then invoke the simulator as follows:

vsim testbench globals

After the simulator loads the top-level modules, it iteratively loads the instantiated modules and UDPs in the design hierarchy, linking the design together by connecting the ports and resolving hierarchical references. By default all modules and UDPs are loaded from the library named **work**. Modules and UDPs from other libraries can be specified using the **-L** or **-Lf** arguments to **vsim** (see [Library Usage](#) for details).

On successful loading of the design, the simulation time is set to zero, and you must enter a **run** command to begin simulation. Commonly, you enter **run -all** to run until there are no more simulation events or until **\$finish** is executed in the Verilog code. You can also run for specific time periods (for example, run 100 ns). Enter the **quit** command to exit the simulator.

Simulator Resolution Limit (Verilog)

The simulator internally represents time as a 64-bit integer in units equivalent to the smallest unit of simulation time (also known as the simulator resolution limit). The resolution limit defaults to the smallest time units that you specify among all of the **`timescale** compiler directives in the design.

Here is an example of a **`timescale** directive:

```
`timescale 1 ns / 100 ps
```

The first number (1 ns) is the time units; the second number (100 ps) is the time precision, which is the rounding factor for the specified time units. The directive above causes time values to be read as nanoseconds and rounded to the nearest 100 picoseconds.

Time units and precision can also be specified with SystemVerilog keywords as follows:

```
timeunit 1 ns
timeprecision 100 ps
```

Modules Without Timescale Directives

Unexpected behavior may occur if your design contains some modules with timescale directives and others without. The time units for modules without a timescale directive default to the simulator resolution.

Example

Assume you have the two modules shown in [Table 7-1](#).

Table 7-1. Example Modules—With and Without Timescale Directive

Module 1 (with directive)	Module 2 (without directive)
<pre>`timescale 1 ns / 10 ps module mod1 (set); output set; reg set; parameter d = 1.55; initial begin set = 1'bz; #d set = 1'b0; #d set = 1'b1; end endmodule</pre>	<pre>module mod2 (set); output set; reg set; parameter d = 1.55; initial begin set = 1'bz; #d set = 1'b0; #d set = 1'b1; end endmodule</pre>

Case 1 — Run the **vsim** command in the following order:

```
vsim mod2 mod1
```

Module 1 sets the simulator resolution to 10 ps. Module 2 has no timescale directive, so the time units default to the simulator resolution, in this case 10 ps. If you looked at */mod1/set* and */mod2/set* in the Wave window, you would see that Module 1 transitions every 1.55 ns as expected (because of the 1 ns time unit in the timescale directive).

However, in Module 2, *set* transitions every 20 ps. That is because the delay of 1.55 in Module 2 is read as 15.5 ps, which is rounded up to 20 ps.

ModelSim issues the following warning message during elaboration:

```
** Warning: (vsim-3010) [TSCALE] - Module 'mod1' has a `timescale directive in effect, but previous modules do not.
```

Case 2 — Run the **vsim** command in the following order:

```
vsim mod1 mod2
```

Module 2 sets the simulator resolution to its default (10 ps), so the simulation results would be the same. However, ModelSim issues a different warning message:

```
** Warning: (vsim-3009) [TSCALE] - Module 'mod2' does not have a `timescale directive in effect, but previous modules do.
```

Note

 You should always investigate these warning messages to make sure that the timing of your design operates as intended.

Case 3 — If the design consists of modules with no **`timescale** directives, then the time units default to the value specified by the **Resolution** variable in the *modelsim.ini* file. (The variable is set to 1 ps by default.)

-timescale Option

The **-timescale** option can be used with the **vlog** command to specify the default timescale in effect during compilation for modules that do not have an explicit **`timescale** directive. The format of the **-timescale** argument is the same as that of the **`timescale** directive:

```
-timescale <time_units>/<time_units>
```

where *<time_units>* is *<n> <units>*. The value of *<n>* must be 1, 10, or 100. The value of *<units>* must be fs, ps, ns, us, ms, or s. In addition, the *<time_units>* must be greater than or equal to the *<time_precision>*.

For example:

```
-timescale "1ns / 1ps"
```

The argument above needs quotes because it contains white space.

Multiple Timescale Directives

As alluded to above, your design can have multiple timescale directives. The timescale directive takes effect where it appears in a source file and applies to all source files which follow in the same **vlog** command. Separately compiled modules can also have different timescales. The

simulator determines the smallest timescale of all the modules in a design and uses that as the simulator resolution.

timescale, -t, and Rounding

The optional **vsim** argument **-t** sets the simulator resolution limit for the overall simulation. If the resolution set by **-t** is larger than the precision set in a module, the time values in that module are rounded up. If the resolution set by **-t** is smaller than the precision of the module, the precision of that module remains whatever is specified by the `timescale directive. Consider the following code:

```
`timescale 1 ns / 100 ps

module foo;

initial
#12.536 $display
```

The list below shows three possibilities for **-t** and how the delays in the module are handled in each case:

- **-t** not set

The delay is rounded to 12.5 as directed by the module's `timescale directive.

- **-t** is set to 1 fs

The delay is rounded to 12.5. Again, the module's precision is determined by the `timescale directive. ModelSim does not override the module's precision.

- **-t** is set to 1 ns

The delay will be rounded to 13. The module's precision is determined by the **-t** setting. ModelSim can only round the module's time values because the entire simulation is operating at 1 ns.

Choosing the Resolution for Verilog

You should choose the coarsest resolution limit possible that does not result in undesired rounding of your delays. The time precision should not be unnecessarily small because it limits the maximum simulation time limit, and it degrades performance in some cases.

Event Ordering in Verilog Designs

Event-based simulators such as ModelSim may process multiple events at a given simulation time. The Verilog language is defined such that you cannot explicitly control the order in which simultaneous events are processed. Unfortunately, some designs rely on a particular event order, and these designs may behave differently than you expect.

Event Queues

Section 11 of the IEEE Std 1364-2005 LRM defines several event queues that determine the order in which events are evaluated. At the current simulation time, the simulator has the following pending events:

- active events
- inactive events
- non-blocking assignment update events
- monitor events
- future events
 - inactive events
 - non-blocking assignment update events

The LRM dictates that events are processed as follows – 1) all active events are processed; 2) the inactive events are moved to the active event queue and then processed; 3) the non-blocking events are moved to the active event queue and then processed; 4) the monitor events are moved to the active queue and then processed; 5) simulation advances to the next time where there is an inactive event or a non-blocking assignment update event.

Within the active event queue, the events can be processed in any order, and new active events can be added to the queue in any order. In other words, you *cannot* control event order within the active queue. The example below illustrates potential ramifications of this situation.

Say you have these four statements:

1. always@(q) p = q;
2. always @ (q) p2 = not q;
3. always @ (p or p2) clk = p and p2;
4. always @(posedge clk)

and current values as follows: $q = 0$, $p = 0$, $p2 = 1$

The tables below show two of the many valid evaluations of these statements. Evaluation events are denoted by a number where the number is the statement to be evaluated. Update events are denoted $\langle name \rangle (old \rightarrow new)$ where $\langle name \rangle$ indicates the reg being updated and new is the updated value.\|

Table 7-2. Evaluation 1 of always Statements

Event being processed	Active event queue
	$q(0 \rightarrow 1)$

Table 7-2. Evaluation 1 of always Statements (cont.)

Event being processed	Active event queue
q(0 -> 1)	1, 2
1	p(0 -> 1), 2
p(0 -> 1)	3, 2
3	clk(0 -> 1), 2
clk(0 -> 1)	4, 2
4	2
2	p2(1 -> 0)
p2(1 -> 0)	3
3	clk(1 -> 0)
clk(1 -> 0)	<empty>

Table 7-3. Evaluation 2 of always Statement

Event being processed	Active event queue
	q(0 -> 1)
q(0 -> 1)	1, 2
1	p(0 -> 1), 2
2	p2(1 -> 0), p(0 -> 1)
p(0 -> 1)	3, p2(1 -> 0)
p2(1 -> 0)	3
3	<empty> (clk does not change)

Again, both evaluations are valid. However, in Evaluation 1, *clk* has a glitch on it; in Evaluation 2, *clk* does not. This indicates that the design has a zero-delay race condition on *clk*.

Controlling Event Queues with Blocking or Non-Blocking Assignments

The only control you have over event order is to assign an event to a particular queue. You do this by using blocking or non-blocking assignments.

Blocking Assignments

Blocking assignments place an event in the active, inactive, or future queues depending on what type of delay they have:

- a blocking assignment without a delay goes in the active queue
- a blocking assignment with an explicit delay of 0 goes in the inactive queue
- a blocking assignment with a non-zero delay goes in the future queue

Non-Blocking Assignments

A non-blocking assignment goes into either the non-blocking assignment update event queue or the future non-blocking assignment update event queue. (Non-blocking assignments with no delays and those with explicit zero delays are treated the same.)

Non-blocking assignments should be used only for outputs of flip-flops. This insures that all outputs of flip-flops do not change until after all flip-flops have been evaluated. Attempting to use non-blocking assignments in combinational logic paths to remove race conditions may only cause more problems. (In the preceding example, changing all statements to non-blocking assignments would not remove the race condition.) This includes using non-blocking assignments in the generation of gated clocks.

The following is an example of how to properly use non-blocking assignments.

```
gen1: always @(master)
      clk1 = master;

gen2: always @(clk1)
      clk2 = clk1;

f1 : always @ (posedge clk1)
begin
    q1 <= d1;
end

f2:   always @ (posedge clk2)
begin
    q2 <= q1;
end
```

If written this way, a value on *d1* always takes two clock cycles to get from *d1* to *q2*. If you change *clk1 = master* and *clk2 = clk1* to non-blocking assignments or *q2 <= q1* and *q1 <= d1* to blocking assignments, then *d1* may get to *q2* in less than two clock cycles.

Debugging Event Order Issues

Since many models have been developed on Verilog-XL, ModelSim tries to duplicate Verilog-XL event ordering to ease the porting of those models to ModelSim. However, ModelSim does not match Verilog-XL event ordering in all cases, and if a model ported to ModelSim does not behave as expected, then you should suspect that there are event order dependencies.

ModelSim helps you track down event order dependencies with the following compiler arguments: **-compat**, **-hazards**, and **-keep_delta**.

See the [vlog](#) command for descriptions of -compat and -hazards.

Hazard Detection

The -hazards argument to [vsim](#) detects event order hazards involving simultaneous reading and writing of the same register in concurrently executing processes. **vsim** detects the following kinds of hazards:

- WRITE/WRITE — Two processes writing to the same variable at the same time.
- READ/WRITE — One process reading a variable at the same time it is being written to by another process. ModelSim calls this a READ/WRITE hazard if it executed the read first.
- WRITE/READ — Same as a READ/WRITE hazard except that ModelSim executed the write first.

vsim issues an error message when it detects a hazard. The message pinpoints the variable and the two processes involved. You can have the simulator break on the statement where the hazard is detected by setting the **break on assertion** level to **Error**.

To enable hazard detection you must invoke [vlog](#) with the -hazards argument when you compile your source code and you must also invoke **vsim** with the -hazards argument when you simulate.

Note



Enabling -hazards implicitly enables the -compat argument. As a result, using this argument may affect your simulation results.

Hazard Detection and Optimization Levels

In certain cases hazard detection results are affected by the optimization level used in the simulation. Some optimizations change the read/write operations performed on a variable if the transformation is determined to yield equivalent results. Because the hazard detection algorithm cannot determine whether the read/write operations can affect the simulation results, the optimizations can result in different hazard detection results. Generally, the optimizations reduce the number of false hazards by eliminating unnecessary reads and writes, but there are also optimizations that can produce additional false hazards.

Limitations of Hazard Detection

- Reads and writes involving bit and part selects of vectors are not considered for hazard detection. The overhead of tracking the overlap between the bit and part selects is too high.
- A WRITE/WRITE hazard is flagged even if the same value is written by both processes.

- A WRITE/READ or READ/WRITE hazard is flagged even if the write does not modify the variable's value.
- Glitches on nets caused by non-guaranteed event ordering are not detected.
- A non-blocking assignment is not treated as a WRITE for hazard detection purposes. This is because non-blocking assignments are not normally involved in hazards. (In fact, they should be used to avoid hazards.)
- Hazards caused by simultaneous forces are not detected.

Debugging Signal Segmentation Violations

If you attempt to access a SystemVerilog object that has not been constructed with the **new** operator, you will receive a fatal error called a signal segmentation violation (SIGSEGV). For example, the following code produces a SIGSEGV fatal error:

```
class C;  
    int x;  
endclass  
  
C obj;  
initial obj.x = 5;
```

This attempts to initialize a property of *obj*, but *obj* has not been constructed. The code is missing the following:

```
C obj = new;
```


The **new** operator performs three distinct operations:

- Allocates storage for an object of type C
- Calls the “new” method in the class or uses a default method if the class does not define “new”
- Assigns the handle of the newly constructed object to “*obj*”

If the object handle *obj* is not initialized with **new**, there will be nothing to reference. ModelSim sets the variable to the value **null** and the SIGSEGV fatal error will occur.

To debug a SIGSEGV error, first look in the transcript. [Figure 7-1](#) shows an example of a SIGSEGV error message in the Transcript window.

Figure 7-1. Fatal Signal Segmentation Violation (SIGSEGV)



The Fatal error message identifies the filename and line number where the code violation occurred (in this example, the file is *top.sv* and the line number is 19).


ModelSim sets the active scope to the location where the error occurred. In the Processes window, the current process is highlighted (Figure 7-2).

Figure 7-2. Current Process Where Error Occurred




Double-click the highlighted process to open a Source window. A blue arrow will point to the statement where the simulation stopped executing (Figure 7-3).

Figure 7-3. Blue Arrow Indicates Where Code Stopped Executing



You may then look for **null** values in the ModelSim Locals window (Figure 7-4), which displays data objects declared in the current, or local, scope of the active process.

Figure 7-4. null Values in the Locals Window



The **null** value in Figure 7-4 indicates that the object handle for *obj* was not properly constructed with the **new** operator.

Negative Timing Checks

ModelSim automatically detects optimized cells with negative timing checks and causes timing checks to be performed on the delayed versions of input ports (used when there are negative timing check limits). This is the equivalent of applying the **+delayed_timing_checks** switch with the **vsim** command.

vsim +delayed_timing_checks

Appropriately applying **+delayed_timing_checks** will significantly improve simulation performance.

To turn off this feature, specify **+no_autodtc** with **vsim**.

Negative Timing Check Limits

By default, ModelSim supports negative timing check limits in Verilog **\$setuphold** and **\$recrem** system tasks. Using the **+no_neg_tcheck** argument with the **vsim** command causes all negative timing check limits to be set to zero.

Models that support negative timing check limits must be written properly if they are to be evaluated correctly. These timing checks specify delayed versions of the input ports, which are used for functional evaluation. The correct syntax for **\$setuphold** and **\$recrem** is as follows.

\$setuphold

Syntax

```
$setuphold(clk_event, data_event, setup_limit, hold_limit, [notifier], [tstamp_cond],  
[tcheck_cond], [delayed_clk], [delayed_data])
```

Arguments

- The **clk_event** argument is required. It is a transition in a clock signal that establishes the reference time for tracking timing violations on the **data_event**. Since **\$setuphold** combines the functionality of the **\$setup** and **\$hold** system tasks, the **clk_event** sets the lower bound event for **\$hold** and the upper bound event for **\$setup**.

- The ***data_event*** argument is required. It is a transition of a data signal that initiates the timing check. The *data_event* sets the upper bound event for \$hold and the lower bound limit for \$setup.
- The ***setup_limit*** argument is required. It is a constant expression or specparam that specifies the minimum interval between the *data_event* and the *clk_event*. Any change to the data signal within this interval results in a timing violation.
- The ***hold_limit*** argument is required. It is a constant expression or specparam that specifies the interval between the *clk_event* and the *data_event*. Any change to the data signal within this interval results in a timing violation.
- The ***notifier*** argument is optional. It is a register whose value is updated whenever a timing violation occurs. The *notifier* can be used to define responses to timing violations.
- The ***tstamp_cond*** argument is optional. It conditions the *data_event* for the setup check and the *clk_event* for the hold check. This alternate method of conditioning precludes specifying conditions in the *clk_event* and *data_event* arguments.
- The ***tcheck_cond*** argument is optional. It conditions the *data_event* for the hold check and the *clk_event* for the setup check. This alternate method of conditioning precludes specifying conditions in the *clk_event* and *data_event* arguments.
- The ***delayed_clk*** argument is optional. It is a net that is continuously assigned the value of the net specified in the *clk_event*. The delay is determined by the simulator and may be non-zero depending on all the timing check limits.
- The ***delayed_data*** argument is optional. It is a net that is continuously assigned the value of the net specified in the *data_event*. The delay is determined by the simulator and may be non-zero depending on all the timing check limits.

You can specify negative times for either the *setup_limit* or the *hold_limit*, but the sum of the two arguments must be zero or greater. If this condition is not met, ModelSim zeroes the negative limit during elaboration or SDF annotation. To see messages about this kind of problem, use the **+ntc_warn** argument with the **vsim** command. A typical warning looks like the following:

```
** Warning: (vsim-3616) cells.v(x): Instance 'dff0' - Bad $setuphold
constraints: 5 ns and -6 ns. Negative limit(s) set to zero.
```

The *delayed_clk* and *delayed_data* arguments are provided to ease the modeling of devices that may have negative timing constraints. The model's logic should reference the *delayed_clk* and *delayed_data* nets in place of the normal *clk* and *data* nets. This ensures that the correct data is latched in the presence of negative constraints. The simulator automatically calculates the delays for *delayed_clk* and *delayed_data* such that the correct data is latched as long as a timing constraint has not been violated. See [Using Delayed Inputs for Timing Checks](#) for more information.

Optional arguments not included in the task must be indicated as null arguments by using commas. For example:

```
$setuphold(posedge CLK, D, 2, 4, , , tcheck_cond);
```

The \$setuphold task does not specify *notifier* or *tstamp_cond* but does include a *tcheck_cond* argument. Notice that there are no commas after the *tcheck_cond* argument. Using one or more commas after the last argument results in an error.

Note



Do not condition a \$setuphold timing check using the *tstamp_cond* or *tcheck_cond* arguments and a conditioned event. If this is attempted, only the parameters in the *tstamp_cond* or *tcheck_cond* arguments will be effective, and a warning will be issued.

\$recrem

Syntax

```
$recrem(control_event, data_event, recovery_limit, removal_limit, [notifier], [tstamp_cond],  
[tcheck_cond], [delayed_ctrl], [delayed_data])
```

Arguments

- The *control_event* argument is required. It is an asynchronous control signal with an edge identifier to indicate the release from an active state.
- The *data_event* argument is required. It is clock or gate signal with an edge identifier to indicate the active edge of the clock or the closing edge of the gate.
- The *recovery_limit* argument is required. It is the minimum interval between the release of the asynchronous control signal and the active edge of the clock event. Any change to a signal within this interval results in a timing violation.
- The *removal_limit* argument is required. It is the minimum interval between the active edge of the clock event and the release of the asynchronous control signal. Any change to a signal within this interval results in a timing violation.
- The *notifier* argument is optional. It is a register whose value is updated whenever a timing violation occurs. The *notifier* can be used to define responses to timing violations.
- The *tstamp_cond* argument is optional. It conditions the *data_event* for the removal check and the *control_event* for the recovery check. This alternate method of conditioning precludes specifying conditions in the *control_event* and *data_event* arguments.
- The *tcheck_cond* argument is optional. It conditions the *data_event* for the recovery check and the *clk_event* for the removal check. This alternate method of conditioning precludes specifying conditions in the *control_event* and *data_event* arguments.

- The ***delayed_ctrl*** argument is optional. It is a net that is continuously assigned the value of the net specified in the *control_event*. The delay is determined by the simulator and may be non-zero depending on all the timing check limits.
- The ***delayed_data*** argument is optional. It is a net that is continuously assigned the value of the net specified in the *data_event*. The delay is determined by the simulator and may be non-zero depending on all the timing check limits.

You can specify negative times for either the *recovery_limit* or the *removal_limit*, but the sum of the two arguments must be zero or greater. If this condition is not met, ModelSim zeroes the negative limit during elaboration or SDF annotation. To see messages about this kind of problem, use the **+ntc_warn** argument with the **vsim** command.

The *delayed_clk* and *delayed_data* arguments are provided to ease the modeling of devices that may have negative timing constraints. The model's logic should reference the *delayed_clk* and *delayed_data* nets in place of the normal *control* and *data* nets. This ensures that the correct data is latched in the presence of negative constraints. The simulator automatically calculates the delays for *delayed_clk* and *delayed_data* such that the correct data is latched as long as a timing constraint has not been violated.

Optional arguments not included in the task must be indicated as null arguments by using commas. For example:

```
$recrem(posedge CLK, D, 2, 4, , , tcheck_cond);
```

The \$recrem task does not specify *notifier* or *tstamp_cond* but does include a *tcheck_cond* argument. Notice that there are no commas after the *tcheck_cond* argument. Using one or more commas after the last argument results in an error.

Negative Timing Constraint Algorithm

The ModelSim negative timing constraint algorithm attempts to find a set of delays such that the data net is valid when the clock or control nets transition and the timing checks are satisfied. The algorithm is iterative because a set of delays that satisfies all timing checks for a pair of inputs can cause mis-ordering of another pair (where both pairs of inputs share a common input). When a set of delays that satisfies all timing checks is found, the delays are said to converge.

When none of the delay sets cause convergence, the algorithm pessimistically changes the timing check limits to force convergence. Basically, the algorithm zeroes the smallest negative \$setup/\$recovery limit. If a negative \$setup/\$recovery doesn't exist, then the algorithm zeros the smallest negative \$hold/\$removal limit. After zeroing a negative limit, the delay calculation procedure is repeated. If the delays do not converge, the algorithm zeros another negative limit, repeating the process until convergence is found.

For example, in this timing check,


```
$setuphold(posedge CLK, D, -10, 20, notifier,,, dCLK, dD);
```

$dCLK$ is the delayed version of the input CLK and dD is the delayed version of D . By default, the timing checks are performed on the inputs while the model's functional evaluation uses the delayed versions of the inputs. This posedge D-Flipflop module has a negative setup limit of -10 time units, which allows posedge CLK to occur up to 10 time units before the stable value of D is latched.



Without delaying CLK by 11, an old value for D could be latched. Note that an additional time unit of delay is added to prevent race conditions.

The inputs look like this:




Because the posedge CLK transition is delayed by the amount of the negative setup limit (plus one time unit to prevent race conditions) no timing violation is reported and the new value of D is latched.

However, the effect of this delay could also affect other inputs with a specified timing relationship to CLK . The simulator is responsible for calculating the delay between all inputs and their delayed versions. The complete set of delays (delay solution convergence) must consider all timing check limits together so that whenever timing is met the correct data value is latched.

Consider the following timing checks specified relative to CLK :


```
$setuphold(posedge CLK, D, -10, 20, notifier,, dCLK, dD);  
$setuphold(posedge CLK, negedge RST, -40, 50, notifier,, dCLK, dRST);
```



To solve the timing checks specified relative to *CLK* the following delay values are necessary:

	Rising	Falling
<i>dCLK</i>	31	31
<i>dD</i>	20	20
<i>dRST</i>	0	0

The simulator's intermediate delay solution shifts the violation regions to overlap the reference events.




Notice that no timing is specified relative to negedge *CLK*, but the *dCLK* falling delay is set to the *dCLK* rising delay to minimize pulse rejection on *dCLK*. Pulse rejection that occurs due to delayed input delays is reported by:

```
"WARNING[3819] : Scheduled event on delay net dCLK was cancelled"
```

Now, consider the following case where a new timing check is added between *D* and *RST* and the simulator cannot find a delay solution. Some timing checks are set to zero. In this case, the new timing check is not annotated from an SDF file and a default \$setuphold limit of 1, 1 is used:


```
$setuphold(posedge CLK, D, -10, 20, notifier,, dCLK, dD);
$setuphold(posedge CLK, negedge RST, -40, 50, notifier,, dCLK, dRST);
$setuphold(negedge RST, D, 1, 1, notifier,, dRST, dD);
```



As illustrated earlier, to solve timing checks on CLK , delays of 20 and 31 time units were necessary on dD and $dCLK$, respectively.


	Rising	Falling
$dCLK$	31	31
dD	20	20
$dRST$	0	0

The simulator's intermediate delay solution is:



But this is not consistent with the timing check specified between RST and D . The falling RST signal can be delayed by additional 10, but that is still not enough for the delay solution to converge.

	Rising	Falling
$dCLK$	31	31
dD	20	20
$dRST$	0	10



As stated above, if a delay solution cannot be determined with the specified timing check limits the smallest negative \$setup/\$recovery limit is zeroed and the calculation of delays repeated. If no negative \$setup/\$recovery limits exist, then the smallest negative \$hold/\$removal limit is zeroed. This process is repeated until a delay solution is found.


If a timing check in the design was zeroed because a delay solution was not found, a summary message like the following will be issued:

```
# ** Warning: (vsim-3316) No solution possible for some delayed timing
check nets. 1 negative limits were zeroed. Use +ntc_warn for more info.
```

Invoking **vsim** with the **+ntc_warn** option identifies the timing check that is being zeroed.

Finally consider the case where the *RST* and *D* timing check is specified on the posedge *RST*.

```
$setuphold(posedge CLK, D, -10, 20, notifier,, dCLK, dD);
$setuphold(posedge CLK, negedge RST, -40, 50, notifier,, dCLK, dRST);
$setuphold(posedge RST, D, 1, 1, notifier,, dRST, dD);
```




In this case the delay solution converges when an rising delay on *dRST* is used.

	Rising	Falling
<i>dCLK</i>	31	31

Rising Falling

<i>dD</i>	20	20
<i>dRST</i>	20	10




Using Delayed Inputs for Timing Checks

By default ModelSim performs timing checks on inputs specified in the timing check. If you want timing checks performed on the delayed inputs, use the **+delayed_timing_checks** argument to **vsim**.


Consider an example. This timing check:

```
$setuphold(posedge clk, posedge t, 20, -12, NOTIFIER,,, clk_dly, t_dly);
```

reports a timing violation when posedge *t* occurs in the violation region:



With the **+delayed_timing_checks** argument, the violation region between the delayed inputs is:



Although the check is performed on the delayed inputs, the timing check violation message is adjusted to reference the undelayed inputs. Only the report time of the violation message is noticeably different between the delayed and undelayed timing checks.

By far the greatest difference between these modes is evident when there are conditions on a delayed check event because the condition is not implicitly delayed. Also, timing checks

specified without explicit delayed signals are delayed, if necessary, when they reference an input that is delayed for a negative timing check limit.

Other simulators perform timing checks on the delayed inputs. To be compatible, ModelSim supports both methods.

Verilog-XL Compatible Simulator Arguments

The simulator arguments listed below are equivalent to Verilog-XL arguments and may ease the porting of a design to ModelSim. See the [vsim](#) command for a description of each argument.

```
+alt_path_delays
-l <filename>
+maxdelays
+mindelays
+multisource_int_delays
+no_cancelled_e_msg
+no_neg_tchk
+no_notifier
+no_path_edge
+no_pulse_msg
-no_risefall_delaynets
+no_show_cancelled_e
+nosdfwarn
+nowarn<mnemonic>
+ntc_warn
+pulse_e/<percent>
+pulse_e_style_ondetect
+pulse_e_style_onevent
+pulse_int_e/<percent>
+pulse_int_r/<percent>
+pulse_r/<percent>
+sdf_nocheck_celltype
+sdf_verbose
+show_cancelled_e
+transport_int_delays
+transport_path_delays
+typdelays
```

Using Escaped Identifiers

ModelSim recognizes and maintains Verilog escaped identifier syntax. Prior to version 6.3, Verilog escaped identifiers were converted to VHDL-style extended identifiers with a backslash at the end of the identifier. Verilog escaped identifiers then appeared as VHDL extended identifiers in tool output and command line interface (CLI) commands. For example, a Verilog escaped identifier like the following:

```
\/top/dut/03
```

had to be displayed as follows:

```
\/top/dut/03\
```

Starting in version 6.3, all object names inside the simulator appear identical to their names in original HDL source files.

Sometimes, in mixed language designs, hierarchical identifiers might refer to both VHDL extended identifiers and Verilog escaped identifiers in the same fullpath. For example, top\VHDL*ext\|Vlog*ext /bottom (assuming the PathSeparator variable is set to '/'), or top.\VHDL*ext\.Vlog*ext .bottom (assuming the PathSeparator variable is set to '.'). Any fullpath that appears as user input to the simulator (such as on the **vsim** command line, in a *.do* file) should be composed of components with valid escaped identifier syntax.

A *modelsim.ini* variable called **GenerousIdentifierParsing** can control parsing of identifiers. input to the tool. If this variable is on (the variable is on by default: value = 1), either VHDL extended identifiers or Verilog escaped identifier syntax may be used for objects of either language kind. This provides backward compatibility with older *.do* files, which often contain pure VHDL extended identifier syntax, even for escaped identifiers in Verilog design regions.

Note that SDF files are always parsed in "generous mode." SignalSpy function arguments are also parsed in "generous mode."

Tcl and Escaped Identifiers

In Tcl, the backslash is one of a number of characters that have a special meaning. For example,

\n

creates a new line.

When a Tcl command is used in the command line interface, the TCL backslash should be escaped by adding another backslash. For example:

```
force -freeze /top/ix/iy/\\"yw\[1\]\\" 10 0, 01 {50 ns} -r 100
```

The Verilog identifier, in this example, is \yw[1]. Here, backslashes are used to escape the square brackets ([]), which have a special meaning in Tcl.

For a more detailed description of special characters in Tcl and how backslashes should be used with those characters, click **Help > Tcl Syntax** in the menu bar, or simply open the *docs/tcl_help_html/TclCmd* directory in your QuestaSim installation.

Cell Libraries

Mentor Graphics has passed the Verilog test bench from the ASIC Council and achieved the “Library Tested and Approved” designation from Si2 Labs. This test bench is designed to ensure Verilog timing accuracy and functionality and is the first significant hurdle to complete on the way to achieving full ASIC vendor support. As a consequence, many ASIC and FPGA vendors’ Verilog cell libraries are compatible with ModelSim Verilog.

The cell models generally contain Verilog “specify blocks” that describe the path delays and timing constraints for the cells. See Section 14 in the IEEE Std 1364-2005 for details on specify blocks, and Section 15 for details on timing constraints. ModelSim Verilog fully implements specify blocks and timing constraints as defined in IEEE Std 1364 along with some Verilog-XL compatible extensions.

SDF Timing Annotation

ModelSim Verilog supports timing annotation from Standard Delay Format (SDF) files. See [Standard Delay Format \(SDF\) Timing Annotation](#) for details.

Delay Modes

Verilog models may contain both distributed delays and path delays. The delays on primitives, UDPs, and continuous assignments are the distributed delays, whereas the port-to-port delays specified in specify blocks are the path delays. These delays interact to determine the actual delay observed. Most Verilog cells use path delays exclusively, with the distributed delays set to zero. For example,

```
module and2(y, a, b);
    input a, b;
    output y;
    and(y, a, b);
    specify
        (a => y) = 5;
        (b => y) = 5;
    endspecify
endmodule
```

In this two-input AND gate cell, the distributed delay for the AND primitive is zero, and the actual delays observed on the module ports are taken from the path delays. This is typical for most cells, but a complex cell may require non-zero distributed delays to work properly. Even so, these delays are usually small enough that the path delays take priority over the distributed delays. The rule is that if a module contains both path delays and distributed delays, then the larger of the two delays for each path shall be used (as defined by the IEEE Std 1364). This is the default behavior, but you can specify alternate delay modes with compiler directives and arguments. These arguments and directives are compatible with Verilog-XL. Compiler delay mode arguments take precedence over delay mode directives in the source code.

Distributed Delay Mode

In distributed delay mode, the specify path delays are ignored in favor of the distributed delays. You can specify this delay mode with the **+delay_mode_distributed** compiler argument or the **`delay_mode_distributed** compiler directive.

Path Delay Mode

In path delay mode, the distributed delays are set to zero in any module that contains a path delay. You can specify this delay mode with the **+delay_mode_path** compiler argument or the **`delay_mode_path** compiler directive.

Unit Delay Mode

In unit delay mode, the non-zero distributed delays are set to one unit of simulation resolution (determined by the minimum time_precision argument in all ‘timescale directives in your design or the value specified with the -t argument to vsim), and the specify path delays and timing constraints are ignored. You can specify this delay mode with the **+delay_mode_unit** compiler argument or the **`delay_mode_unit** compiler directive.

Zero Delay Mode

In zero delay mode, the distributed delays are set to zero, and the specify path delays and timing constraints are ignored. You can specify this delay mode with the **+delay_mode_zero** compiler argument or the **`delay_mode_zero** compiler directive.

System Tasks and Functions

ModelSim supports system tasks and functions as follows:

- All system tasks and functions defined in IEEE Std 1364
- Some system tasks and functions defined in SystemVerilog IEEE std 1800-2005 LRM
- Several system tasks and functions that are specific to ModelSim
- Several non-standard, Verilog-XL system tasks

The system tasks and functions listed in this section are built into the simulator, although some designs depend on user-defined system tasks implemented with the Programming Language Interface (PLI), Verilog Procedural Interface (VPI), or the SystemVerilog DPI (Direct Programming Interface). If the simulator issues warnings regarding undefined system tasks or functions, then it is likely that these tasks or functions are defined by a PLI/VPI application that must be loaded by the simulator.

IEEE Std 1364 System Tasks and Functions

The following supported system tasks and functions are described in detail in the IEEE Std 1364.

Note

 You can use the [change](#) command to modify local variables in Verilog and SystemVerilog tasks and functions.

Table 7-4. IEEE Std 1364 System Tasks and Functions - 1

Timescale tasks	Simulator control tasks	Simulation time functions	Command line input
\$printtimescale	\$finish	\$realtime	\$test\$plusargs
\$timeformat	\$stop	\$stime \$time	\$value\$plusargs

Table 7-5. IEEE Std 1364 System Tasks and Functions - 2

Probabilistic distribution functions	Conversion functions	Stochastic analysis tasks	Timing check tasks
\$dist_chi_square	\$bitstoreal	\$q_add	\$hold
\$dist_erlang	\$itor	\$q_exam	\$nochange
\$dist_exponential	\$realtobits	\$q_full	\$period
\$dist_normal	\$rtoi	\$q_initialize	\$recovery
\$dist_poisson	\$signed	\$q_remove	\$setup
\$dist_t	\$unsigned		\$setuphold
\$dist_uniform			\$skew
\$random			\$width ¹ \$removal \$recrem

1. Verilog-XL ignores the threshold argument even though it is part of the Verilog spec. ModelSim does not ignore this argument. Be careful that you do not set the threshold argument greater-than-or-equal to the limit argument as that essentially disables the \$width check. Also, note that you cannot override the threshold argument by using SDF annotation.

Table 7-6. IEEE Std 1364 System Tasks

Display tasks	PLA modeling tasks	Value change dump (VCD) file tasks
\$display	\$async\$and\$array	\$dumpall
\$displayb	\$async\$nand\$array	\$dumpfile
\$displayh	\$async\$or\$array	\$dumpflush
\$displayo	\$async\$nor\$array	\$dumplimit
\$monitor	\$async\$and\$plane	\$dumpoff
\$monitorb	\$async\$nand\$plane	\$dumpon
\$monitorh	\$async\$or\$plane	\$dumpvars
\$monitoro	\$async\$nor\$plane	
\$monitoroff	\$sync\$and\$array	
\$monitoron	\$sync\$nand\$array	
\$strobe	\$sync\$or\$array	
\$strobeb	\$sync\$nor\$array	
\$strobeh	\$sync\$and\$plane	
\$strobeo	\$sync\$nand\$plane	
\$write	\$sync\$or\$plane	
\$writeb	\$sync\$nor\$plane	
\$writeh		
\$writeo		

Table 7-7. IEEE Std 1364 File I/O Tasks

File I/O tasks

\$fclose	\$fmonitoro	\$fwriteh
\$fdisplay	\$fopen	\$fwriteo
\$fdisplayb	\$fread	\$readmemb
\$fdisplayh	\$fscanf	\$readmemh
\$fdisplayo	\$fseek	\$rewind
\$feof	\$fstrobe	\$sdf_annotation

Table 7-7. IEEE Std 1364 File I/O Tasks (cont.)**File I/O tasks**

\$ferror	\$fstrobeb	\$sformat
\$fflush	\$fstrobeh	\$sscanf
\$fgetc	\$fstrobeo	\$swrite
\$fgets	\$ftell	\$swriteb
\$fmonitor	\$fwrite	\$swriteh
\$fmonitorb	\$fwriteb	\$swriteo
\$fmonitorh		\$ungetc

SystemVerilog System Tasks and Functions

The following system tasks and functions are supported by ModelSim and are described more completely in the language reference manual (LRM) for SystemVerilog, IEEE Std 1800-2005.

Table 7-8. SystemVerilog System Tasks and Functions - 1

Expression size function	Range function
\$bits	\$isunbounded

Table 7-9. SystemVerilog System Tasks and Functions - 2

Shortreal conversions	Array querying functions
\$shortrealbits	\$dimensions
\$bitstoshortreal	\$left
	\$right
	\$low
	\$high
	\$increment
	\$size

Table 7-10. SystemVerilog System Tasks and Functions - 4

Reading packed data functions	Writing packed data functions	Other functions
\$readmemb	\$writememb	\$root
\$readmemh	\$writememh	\$unit

System Tasks and Functions Specific to the Tool

The following system tasks and functions are specific to ModelSim. They are not included in the IEEE Std 1364, nor are they likely supported in other simulators. Their use may limit the portability of your code.

Table 7-11. Tool-Specific Verilog System Tasks and Functions

	\$disable_signal_spy
\$messagelog	\$enable_signal_spy
\$psprintf()	\$init_signal_driver
\$sdf_done	\$init_signal_spy
	\$signal_force
	\$signal_release

\$messagelog

Syntax

```
$messagelog({ "<message>", <value>... }[,...]);
```

Arguments

- <message> — Your message, enclosed in quotation marks ("), using text and specifiers to define the output.
- <value> — A scope, object, or literal value that corresponds to the specifiers in the <message>. You must specify one <value> for each specifier in the <message>.

Specifiers

The \$messagelog task supports all specifiers available with the \$display system task. For more information about \$display, refer to section 17.1 of the IEEE std 1364-2005.

The following specifiers are specific to \$messagelog.

Note

The format of these custom specifiers differ from the \$display specifiers. Specifically, “%:” denotes a \$messagelog specifier and the letter denotes the type of specifier.

- %:C — Group/Category

A string argument, enclosed in quotation marks (""). This attribute defines a group or category used by the message system. If you do not specify %:C, the message system logs **User** as the default.

- %:F — Filename

A string argument specifying a simple filename, relative path to a filename, or a full path to a filename. In the case of a simple filename or relative path to a filename, the tool uses what you specify in the message output, but internally uses the current directory to complete these paths to form a full path: this allows the message viewer to link to the specified file.

If you do not include %:F, the tool automatically logs the value of the filename in which the \$messagelog is called.

If you do include %:R, %:F, or %:L, or a combination of any two of these, the tool does not automatically log values for the undefined specifier(s).

- %:I — Message ID

A string argument. The Message Viewer displays this value in the ID column. This attribute is not used internally, therefore you do not need to be concerned about uniqueness or conflict with other message IDs.

- %:L — Line number

An integer argument.

If you do not include %:L, the tool automatically logs the value of the line number on which the \$messagelog is called.

If you do include %:R, %:F, or %:L, or a combination of any two of these, the tool does not automatically log values for the undefined specifier(s).

- %:O — Object/Signal Name

A hierarchical reference to a variable or net, such as *sig1* or *top.sigx[0]*. You can specify multiple %:O for each \$messagelog, which effectively forms a list of attributes of that kind, for example:

```
$messagelog("The signals are %:O, %:O, and %:O.",  
           sig1, top.sigx[0], ar [3].sig);
```

- %:R — Instance/Region name

A hierarchical reference to a scope, such as *top.sub1* or *sub1*. You can also specify a string argument, such as “*top.mychild*”, where the identifier inside the quotes does not need to correlate with an actual scope, it can be an artificial scope.

If you do not include %:R, the tool automatically logs the instance or region in which the \$messagelog is called.

If you do include %:R, %:F, or %:L, or a combination of any two of these, the tool does not automatically log values for the undefined specifier(s).

- %:S — Severity Level

A case-insensitive string argument, enclosed in quotes (""), that is one of the following:

Note — This is the default if you do not specify %:S

Warning

Error

Fatal

Info — The error message system recognizes this as a Note

Message — The error message system recognizes this as a Note

- %:V — Verbosity Rating

An integer argument, where the default is zero (0). The verbosity rating allows you to specify a field you can use to sort or filter messages in the Message Viewer. In most cases you specify that this attribute is not printed, using the tilde (~) character.

Description

- Non-printing attributes (~) — You can specify that an attribute value is not to be printed in the transcribed message by placing the tilde (~) character after the percent (%) character, for example:

```
$messagelog("%:~S Do not print the Severity Level", "Warning");
```

However, the value of %:S is logged for use in the Message Viewer.

- Logging of simulation time — For each call to \$messagelog, the simulation time is logged, however the simulation time is not considered an attribute of the message system. This time is available in the Message Viewer.
- Minimum field-width specifiers — are accepted before each specifier character, for example:

```
%:0I  
%:10I
```

- Left-right justification specifier (-) — is accepted as it is for \$display.
- Macros — You can use the macros ‘__LINE__’ (returns line number information) and ‘__FILE__’ (returns filename information) when creating your \$messagelog tasks. For example:

```
module top;  
  
function void wrapper(string file, int line);
```

```

$messagelog( "Hello: The caller was at %:F,%:0L", file, line);
endfunction

initial begin
    wrapper(`__FILE__, `__LINE__);
    wrapper(`__FILE__, `__LINE__);
end

endmodule

```

which would produce the following output

```

# Hello: The caller was at test.sv,7
# Hello: The caller was at test.sv,8

```

Examples

- The following \$messagelog task:

```
$messagelog("hello world");
```

transcripts the message:

```
hello world
```

while logging all default attributes, but does not log a category.

- The following \$messagelog task:

```
$messagelog("%:~S%0t: PCI-X burst read started in transactor %:R",
           "Note", $time - 50, top.sysfixture.pcix);
```

transcripts the message:

```
150: PCI-X burst read started in transactor top.sysfixture.pcix
```

while silently logging the severity level of “Note”, and uses a direct reference to the Verilog scope for the %:R specifier, and does not log any attributes for %:F (filename) or %:L (line number).

- The following \$messagelog task:

```
$messagelog("%:~V%:S %:C-%:I,%:L: Unexpected AHB interrupt received
           in transactor %:R", 1, "Error", "AHB", "UNEXPINTRPT", `__LINE__,
           ahbtop.c190);
```

transcripts the message:

```
** Error: AHB-UNEXPINTRPT,238: Unexpected AHB interrupt received in
transactor ahbtop.c190
```

where the verbosity level (%:V) is “1”, severity level (%:S) is “Error”, the category (%:C) is “AHB”, and the message identifier (%:I) is “UNEXPINTRPT”. There is a direct reference for the region (%:R) and the macro ‘__LINE__’ is used for line number (%:L), resulting in no attribute logged for %:F (filename).

\$psprintf()

Syntax

```
$psprintf()
```

Description

The \$psprintf() system function behaves like the \$sformat() file I/O task except that the string result is passed back to the user as the function return value for \$psprintf(), not placed in the first argument as for \$sformat(). Thus \$psprintf() can be used where a string is valid. Note that at this time, unlike other system tasks and functions, \$psprintf() cannot be overridden by a user-defined system function in the PLI.

\$sdf_done

Syntax

```
$sdf_done
```

Description

This task is a "cleanup" function that removes internal buffers, called MIPDs, that have a delay value of zero. These MIPDs are inserted in response to the -v2k_int_delay argument to the [vsim](#) command. In general, the simulator automatically removes all zero delay MIPDs. However, if you have \$sdf_annotate() calls in your design that are not getting executed, the zero-delay MIPDs are not removed. Adding the \$sdf_done task after your last \$sdf_annotate() removes any zero-delay MIPDs that have been created.

Verilog-XL Compatible System Tasks and Functions

ModelSim supports a number of Verilog-XL specific system tasks and functions.

Supported Tasks and Functions Mentioned in IEEE Std 1364

The following supported system tasks and functions, though not part of the IEEE standard, are described in an annex of the IEEE Std 1364.

```
$countdrivers  
$getpattern  
$sreadmemb  
$sreadmemh
```

Supported Tasks and Functions Not Described in IEEE Std 1364

The following system tasks are also provided for compatibility with Verilog-XL, though they are not described in the IEEE Std 1364.

```
$deposit(variable, value);
```

This system task sets a Verilog register or net to the specified value. **variable** is the register or net to be changed; **value** is the new value for the register or net. The value remains until there is a subsequent driver transaction or another \$deposit task for the same register or net. This system task operates identically to the ModelSim **force -deposit** command.

```
$disable_warnings("<keyword>"[,<module_instance>...]);
```

This system task instructs ModelSim to disable warnings about timing check violations or triregs that acquire a value of 'X' due to charge decay. <keyword> may be **decay** or **timing**. You can specify one or more module instance names. If you do not specify a module instance, ModelSim disables warnings for the entire simulation.

```
$enable_warnings("<keyword>"[,<module_instance>...]);
```

This system task enables warnings about timing check violations or triregs that acquire a value of 'X' due to charge decay. <keyword> may be **decay** or **timing**. You can specify one or more module instance names. If you do not specify a module_instance, ModelSim enables warnings for the entire simulation.

```
$system("command");
```

This system function takes a literal string argument, executes the specified operating system command, and displays the status of the underlying OS process. Double quotes are required for the OS command. For example, to list the contents of the working directory on Unix:

```
$system( "ls -l" );
```

Return value of the **\$system** function is a 32-bit integer that is set to the exit status code of the underlying OS process.

Note



There is a known issue in the return value of this system function on the win32 platform. If the OS command is built with a cygwin compiler, the exit status code may not be reported correctly when an exception is thrown, and thus the return code may be wrong. The workaround is to avoid building the application using cygwin or to use the switch **-mno-cygwin** in cygwin the gcc command line.

```
$systemf(list_of_args)
```

This system function can take any number of arguments. The list_of_args is treated exactly the same as with the \$display() function. The OS command that runs is the final output from \$display() given the same list_of_args. Return value of the \$systemf function is a 32-bit integer that is set to the exit status code of the underlying OS process.

Note

 There is a known issue in the return value of this system function on the win32 platform. If the OS command is built with a cygwin compiler, the exit status code may not be reported correctly when an exception is thrown, and thus the return code may be wrong. The workaround is to avoid building the application using cygwin or to use the switch **-mno-cygwin** in cygwin the gcc command line.

Supported Tasks that Have Been Extended

The \$setuphold and \$recrem system tasks have been extended to provide additional functionality for negative timing constraints and an alternate method of conditioning, as in Verilog-XL. See [Negative Timing Check Limits](#).

Unsupported Verilog-XL System Tasks

The following system tasks are Verilog-XL system tasks that are not implemented in ModelSim Verilog, but have equivalent simulator commands.

\$input("filename")

This system task reads commands from the specified filename. The equivalent simulator command is **do <filename>**.

\$list[(hierarchical_name)]

This system task lists the source code for the specified scope. The equivalent functionality is provided by selecting a module in the Structure (sim) window. The corresponding source code is displayed in a Source window.

\$reset

This system task resets the simulation back to its time 0 state. The equivalent simulator command is **restart**.

\$restart("filename")

This system task sets the simulation to the state specified by filename, saved in a previous call to \$save. The equivalent simulator command is **restore <filename>**.

\$save("filename")

This system task saves the current simulation state to the file specified by filename. The equivalent simulator command is **checkpoint <filename>**.

\$scope(hierarchical_name)

This system task sets the interactive scope to the scope specified by hierarchical_name. The equivalent simulator command is **environment <pathname>**.

\$showscopes

This system task displays a list of scopes defined in the current interactive scope. The equivalent simulator command is **show**.

\$showvars

This system task displays a list of registers and nets defined in the current interactive scope. The equivalent simulator command is **show**.

Compiler Directives

ModelSim Verilog supports all of the compiler directives defined in the IEEE Std 1364, some Verilog-XL compiler directives, and some that are proprietary.

Many of the compiler directives (such as `timescale) take effect at the point they are defined in the source code and stay in effect until the directive is redefined or until it is reset to its default by a `resetall directive. The effect of compiler directives spans source files, so the order of source files on the compilation command line could be significant. For example, if you have a file that defines some common macros for the entire design, then you might need to place it first in the list of files to be compiled.

The `resetall directive affects only the following directives by resetting them back to their default settings (this information is not provided in the IEEE Std 1364):

```
'celldefine
`default_decay_time
`default_netttype
`delay_mode_distributed
`delay_mode_path
`delay_mode_unit
`delay_mode_zero
`protect
`timescale
`unconnected_drive
`uselib
```

ModelSim Verilog implicitly defines the following macro:

```
`define MODEL_TECH
```

IEEE Std 1364 Compiler Directives

The following compiler directives are described in detail in the IEEE Std 1364.

```
'celldefine
`default_nettype
`define
`else
`elsif
`endcelldefine
`endif
`ifdef
`ifndef
`include
`line
`nounconnected_drive
`resetall
`timescale
`unconnected_drive
`undef
```

Verilog-XL Compatible Compiler Directives

The following compiler directives are provided for compatibility with Verilog-XL.

'default_decay_time <time>

This directive specifies the default decay time to be used in trireg net declarations that do not explicitly declare a decay time. The decay time can be expressed as a real or integer number, or as "infinite" to specify that the charge never decays.

`delay_mode_distributed

This directive disables path delays in favor of distributed delays. See [Delay Modes](#) for details.

`delay_mode_path

This directive sets distributed delays to zero in favor of path delays. See [Delay Modes](#) for details.

`delay_mode_unit

This directive sets path delays to zero and non-zero distributed delays to one time unit. See [Delay Modes](#) for details.

`delay_mode_zero

This directive sets path delays and distributed delays to zero. See [Delay Modes](#) for details.

`uselib

This directive is an alternative to the **-v**, **-y**, and **+libext** source library compiler arguments. See [Verilog-XL uselib Compiler Directive](#) for details.

The following Verilog-XL compiler directives are silently ignored by ModelSim Verilog. Many of these directives are irrelevant to ModelSim Verilog, but may appear in code being ported from Verilog-XL.

```
`accelerate
`autoexpand_vectornets
`disable_portfaults
`enable_portfaults
`expand_vectornets
`noaccelerate
`noexpand_vectornets
`noremove_gatenames
`noremove_netnames
`nosuppress_faults
`remove_gatenames
`remove_netnames
`suppress_faults
```

The following Verilog-XL compiler directives produce warning messages in ModelSim Verilog. These are not implemented in ModelSim Verilog, and any code containing these directives may behave differently in ModelSim Verilog than in Verilog-XL.

```
`default_trireg_strength
`sIGNED
`UNSIGNED
```

Verilog PLI/VPI and SystemVerilog DPI

ModelSim supports the use of the Verilog PLI (Programming Language Interface) and VPI (Verilog Procedural Interface) and the SystemVerilog DPI (Direct Programming Interface). These interfaces provide a mechanism for defining tasks and functions that communicate with the simulator through a C procedural interface. For more information on the ModelSim implementation, refer to [Verilog Interfaces to C](#).

Standards, Nomenclature, and Conventions

The QuestSim implementation of the Verilog VPI is based on the following standards:

- IEEE 1364-2005 and 1364-2001 (Verilog)
- IEEE 1800-2005 (SystemVerilog)

ModelSim supports partial implementation of the Verilog VPI. For release-specific information on currently supported implementation, refer to the following text file located in the ModelSim installation directory:

<install_dir>/docs/technotes/Verilog_VPI.note

Chapter 8

Recording Simulation Results With Datasets

This chapter describes how to save the results of a ModelSim simulation and use them in your simulation flow. In general, any previously recorded simulation data that has been loaded into ModelSim is called a *dataset*.

One common example of a dataset is a wave log format (WLF) file that has been reopened for viewing. In particular, you can save any ModelSim simulation to a wave log format (WLF) file for future viewing or comparison to a current simulation.


A WLF file is a recording of a simulation run that is written as an archive file in binary format and used to drive the debug windows at a later time. The files contain data from logged objects (such as signals and variables) and the design hierarchy in which the logged objects are found. You can record the entire design or choose specific objects.

A WLF file provides you with precise in-simulation and post-simulation debugging capability. You can reload any number of WLF files for viewing or comparing to the active simulation.

You can also create *virtual signals* that are simple logical combinations or functions of signals from different datasets. Each dataset has a logical name to indicate the dataset to which a command applies. This logical name is displayed as a prefix. The current, active simulation is prefixed by "sim:" WLF datasets are prefixed by the name of the WLF file by default.

Figure 8-1 shows two datasets in the Wave window. The current simulation is shown in the top pane along the left side and is indicated by the “sim” prefix. A dataset from a previous simulation is shown in the bottom pane and is indicated by the “gold” prefix.

Figure 8-1. Displaying Two Datasets in the Wave Window



The simulator resolution (see [Simulator Resolution Limit \(Verilog\)](#) or [Simulator Resolution Limit for VHDL](#)) must be the same for all datasets you are comparing, including the current simulation. If you have a WLF file that is in a different resolution, you can use the `wlfman` command to change it.

Saving a Simulation to a WLF File

If you add objects to the Dataflow, List, or Wave windows, or log objects with the `log` command, the results of each simulation run are automatically saved to a WLF file called `vsim.wlf` in the current directory. If you then run a new simulation in the same directory, the `vsim.wlf` file is overwritten with the new results.

If you want to save the WLF file and not have it be overwritten, select the Structure tab and then select **File > Save**. Or, you can use the `-wlf <filename>` argument to the `vsim` command or the `dataset save` command.

Note

If you do not use **dataset save** or **dataset snapshot**, you must end a simulation session with a **quit** or **quit -sim** command in order to produce a valid WLF file. If you do not end the simulation in this manner, the WLF file will not close properly, and ModelSim may issue the error message "bad magic number" when you try to open an incomplete dataset in subsequent sessions. If you end up with a damaged WLF file, you can try to repair it using the **wlfrecover** command.

WLF File Parameter Overview

There are a number of WLF file parameters that you can control via the *modelsim.ini* file or a simulator argument. This section summarizes the various parameters.

Table 8-1. WLF File Parameters

Feature	modelsim.ini	modelsim.ini Default	vsim argument
WLF Cache Size ^a	WLFCacheSize = <n>	0 (no reader cache)	-wlfcachesize <n>
WLF Collapse Mode	WLFCollapseModel = 0 1 2	1	-wlfnocollapse -wlfcollapsesdelta -wlfcollapsetime
WLF Compression	WLFCompress = 0 1	1 (-wlfcompress)	-wlfcompress -wlfnocompress
WLF Delete on Quit ^a	WLFDeleteOnQuit = 0 1	0	-wlfdelteonquit -wlfnodeleteonquit
WLF Index	WLFIIndex	1 (-wlfindex)	-wlfindex -wlfnoindex
WLF Filename	WLFFilename=<filename>	<i>vsim.wlf</i>	-wlf <filename>
WLF Optimization ¹	WLFOptimize = 0 1	1 (-wlfopt)	-wlfopt -wlfnoopt
WLF Sim Cache Size	WLFSimCacheSize = <n>	0 (no reader cache)	-wlfsimcachesize <n>
WLF Size Limit	WLFSIZELimit = <n>	no limit	-wlfslim <n>
WLF Time Limit	WLFTIMELimit = <t>	no limit	-wlftlim <t>

1. These parameters can also be set using the [dataset config](#) command.

- **WLF Cache Size** — Specify the size in megabytes of the WLF reader cache. WLF reader cache size is zero by default. This feature caches blocks of the WLF file to reduce redundant file I/O. If the cache is made smaller or disabled, least recently used data will be freed to reduce the cache to the specified size.

- WLF Collapse Mode —WLF event collapsing has three settings: disabled, delta, time:
 - When disabled, all events and event order are preserved.
 - Delta mode records an object's value at the end of a simulation delta (iteration) only. Default.
 - Time mode records an object's value at the end of a simulation time step only.
- WLF Compression — Compress the data in the WLF file.
- WLF Delete on Quit — Delete the WLF file automatically when the simulation exits. Valid for current simulation dataset (*vsim.wlf*) only.
- WLF Filename — Specify the name of the WLF file.
- WLF Indexing — Write additional data to the WLF file to enable fast seeking to specific times. Indexing makes viewing wave data faster, however performance during optimization will be slower because indexing and optimization require significant memory and CPU resources. Disabling indexing makes viewing wave data slow unless the display is near the start of the WLF file. Disabling indexing also disables optimization of the WLF file but may provide a significant performance boost when archiving WLF files. Indexing and optimization information can be added back to the file using [wlfman optimize](#). Defaults to on.
- WLF Optimization — Write additional data to the WLF file to improve draw performance at large zoom ranges. Optimization results in approximately 15% larger WLF files.
- WLFSimCacheSize — Specify the size in megabytes of the WLF reader cache for the current simulation dataset only. This makes it easier to set different sizes for the WLF reader cache used during simulation and those used during post-simulation debug. If neither -wlfsimcachesize nor WLFSimCacheSize are specified, the -wlfcachesize or WLFCacheSize settings will be used.
- WLF Size Limit — Limit the size of a WLF file to <n> megabytes by truncating from the front of the file as necessary.
- WLF Time Limit — Limit the size of a WLF file to <t> time by truncating from the front of the file as necessary.

Limiting the WLF File Size

The WLF file size can be limited with the [WLFSizeLimit](#) simulation control variable in the *modelsim.ini* file or with the -wlfslim switch for the [vsim](#) command. Either method specifies the number of megabytes for WLF file recording. A WLF file contains event, header, and symbol portions. The size restriction is placed on the event portion only. When ModelSim exits, the entire header and symbol portion of the WLF file is written. Consequently, the resulting file will be larger than the size specified with -wlfslim. If used in conjunction with -wlftlim, the more restrictive of the limits takes precedence.

The WLF file can be limited by time with the **WLFTimeLimit** simulation control variable in the *modelsim.ini* file or with the -wlftlim switch for the **vsim** command. Either method specifies the duration of simulation time for WLF file recording. The duration specified should be an integer of simulation time at the current resolution; however, you can specify a different resolution if you place curly braces around the specification. For example,

```
vsim -wlftlim {5000 ns}
```

sets the duration at 5000 nanoseconds regardless of the current simulator resolution.

The time range begins at the current simulation time and moves back in simulation time for the specified duration. In the example above, the last 5000ns of the current simulation is written to the WLF file.

If used in conjunction with -wlfslim, the more restrictive of the limits will take effect.


The -wlfslim and -wlftlim switches were designed to help users limit WLF file sizes for long or heavily logged simulations. When small values are used for these switches, the values may be overridden by the internal granularity limits of the WLF file format. The WLF file saves data in a record-like format. The start of the record (checkpoint) contains the values and is followed by transition data. This continues until the next checkpoint is written. When the WLF file is limited with the -wlfslim and -wlftlim switches, only whole records are truncated. So if, for example, you are logging only a couple of signals and the amount of data is so small there is only one record in the WLF file, the record cannot be truncated; and the data for the entire run is saved in the WLF file.

Opening Datasets

To open a dataset, do one of the following:

- Select **File > Open** to open the Open File dialog and set the “Files of type” field to Log Files (*.wlf). Then select the .wlf file you want and click the Open button.
- Select **File > Datasets** to open the Dataset Browser; then click the Open button to open the Open Dataset dialog ([Figure 8-2](#)).

Figure 8-2. Open Dataset Dialog Box



- Use the [dataset open](#) command.

The Open Dataset dialog includes the following options:


- **Dataset Pathname** — Identifies the path and filename of the WLF file you want to open.
- **Logical Name for Dataset** — This is the name by which the dataset will be referred. By default this is the name of the WLF file.

Viewing Dataset Structure

Each dataset you open creates a structure tab in the Main window. The tab is labeled with the name of the dataset and displays a hierarchy of the design units in that dataset.

The graphic below shows three structure tabs: one for the active simulation (*sim*) and one each for two datasets (*test* and *gold*).

Figure 8-3. Structure Tabs



If you have too many tabs to display in the available space, you can scroll the tabs left or right by clicking the arrow icons at the bottom right-hand corner of the window.

Structure Tab Columns

Table 8-2 lists the columns displayed in each structure tab by default.

Table 8-2. Structure Tab Columns

Column name	Description
Instance	the name of the instance
Design unit	the name of the design unit
Design unit type	the type (for example, Module, Entity, and so forth) of the design unit


You can hide or show columns by right-clicking a column name and selecting the name on the list.

Managing Multiple Datasets

GUI

When you have one or more datasets open, you can manage them using the **Dataset Browser**. To open the browser, select **File > Datasets**.

Figure 8-4. The Dataset Browser



Command Line

You can open multiple datasets when the simulator is invoked by specifying more than one **vsim -view <filename>** option. By default the dataset prefix will be the filename of the WLF file. You can specify a different dataset name as an optional qualifier to the **vsim -view** switch on the command line using the following syntax:

-view <dataset>=<filename>

For example:

vsim -view foo=vsim.wlf

ModelSim designates one of the datasets to be the active dataset, and refers all names without dataset prefixes to that dataset. The active dataset is displayed in the context path at the bottom of the Main window. When you select a design unit in a dataset's Structure window, that dataset becomes active automatically. Alternatively, you can use the Dataset Browser or the **environment** command to change the active dataset.

Design regions and signal names can be fully specified over multiple WLF files by using the dataset name as a prefix in the path. For example:

```
sim:/top/alu/out
view:/top/alu/out
golden:.top.alu.out
```

Dataset prefixes are not required unless more than one dataset is open, and you want to refer to something outside the active dataset. When more than one dataset is open, ModelSim will automatically prefix names in the Wave and List windows with the dataset name. You can change this default by selecting:

- List Window active: List > List Preferences; Window Properties tab > Dataset Prefix pane
- Wave Window active: Wave > Wave Preferences; Display tab > Dataset Prefix Display pane

ModelSim also remembers a "current context" within each open dataset. You can toggle between the current context of each dataset using the **environment** command, specifying the dataset without a path. For example:

```
env foo:
```

sets the active dataset to **foo** and the current context to the context last specified for **foo**. The context is then applied to any unlocked windows.

The current context of the current dataset (usually referred to as just "current context") is used for finding objects specified without a path.

You can lock the Objects window to a specific context of a dataset. Being locked to a dataset means that the pane updates only when the content of that dataset changes. If locked to both a dataset and a context (such as test: /top/foo), the pane will update only when that specific context changes. You specify the dataset to which the pane is locked by selecting **File > Environment**.

Restricting the Dataset Prefix Display

You can turn dataset prefix viewing on or off by setting the value of a preference variable called **DisplayDatasetPrefix**. Setting the variable value to 1 displays the prefix, setting it to 0 does not. It is set to 1 by default. To change the value of this variable, do the following:

1. Choose Tools > Edit Preferences... from the main menu.
2. In the Preferences dialog box, click the By Name tab.
3. Scroll to find the Preference Item labeled Main and click [+] to expand the listing of preference variables.
4. Select the **DisplayDatasetPrefix** variable then click the Change Value... button.
5. In the Change Preference Value dialog box, type a value of 0 or 1, where

- 0 = turns off prefix display
 - 1 = turns on prefix display (default)
6. Click OK; click OK.


Additionally, you can prevent display of the dataset prefix by using the environment -nodataset command to view a dataset. To enable display of the prefix, use the [environment](#) -dataset command (note that you do not need to specify this command argument if the DisplayDatasetPrefix variable is set to 1). These arguments of the environment command override the value of the DisplayDatasetPrefix variable.

Saving at Intervals with Dataset Snapshot

Dataset Snapshot lets you periodically copy data from the current simulation WLF file to another file. This is useful for taking periodic "snapshots" of your simulation or for clearing the current simulation WLF file based on size or elapsed time.

Once you have logged the appropriate objects, select **Tools > Dataset Snapshot** (Wave window).

Figure 8-5. Dataset Snapshot Dialog



Collapsing Time and Delta Steps

By default ModelSim collapses delta steps. This means each logged signal that has events during a simulation delta has its final value recorded to the WLF file when the delta has expired. The event order in the WLF file matches the order of the first events of each signal.

You can configure how ModelSim collapses time and delta steps using arguments to the `vsim` command or by setting the `WLFCollapseMode` variable in the `modelsim.ini` file. The table below summarizes the arguments and how they affect event recording.

Table 8-3. vsim Arguments for Collapsing Time and Delta Steps

vsim argument	effect	modelsim.ini setting
<code>-wlfnocollapse</code>	All events for each logged signal are recorded to the WLF file in the exact order they occur in the simulation.	<code>WLFCollapseMode = 0</code>
<code>-wlfcollapsesdelta</code>	Each logged signal which has events during a simulation delta has its final value recorded to the WLF file when the delta has expired. Default.	<code>WLFCollapseMode = 1</code>
<code>-wlfcollapsetime</code>	Same as delta collapsing but at the timestep granularity.	<code>WLFCollapseMode = 2</code>

When a run completes that includes single stepping or hitting a breakpoint, all events are flushed to the WLF file regardless of the time collapse mode. It's possible that single stepping through part of a simulation may yield a slightly different WLF file than just running over that piece of code. If particular detail is required in debugging, you should disable time collapsing.


Virtual Objects

Virtual objects are signal-like or region-like objects created in the GUI that do not exist in the ModelSim simulation kernel. ModelSim supports the following kinds of virtual objects:

- [Virtual Signals](#)
- [Virtual Functions](#)
- [Virtual Regions](#)
- [Virtual Types](#)

Virtual objects are indicated by an orange diamond as illustrated by *bus* in [Figure 8-6](#):

Figure 8-6. Virtual Objects Indicated by Orange Diamond



Virtual Signals

Virtual signals are aliases for combinations or subelements of signals written to the WLF file by the simulation kernel. They can be displayed in the Objects, List, and Wave windows, accessed by the **examine** command, and set using the **force** command. You can create virtual signals using the **Wave or List > Combine Signals** menu selections or by using the [virtual signal](#) command. Once created, virtual signals can be dragged and dropped from the Objects pane to the Wave and List windows. In addition, you can create virtual signals for the Wave window using the Virtual Signal Builder (see [Creating a Virtual Signal](#)).

Virtual signals are automatically attached to the design region in the hierarchy that corresponds to the nearest common ancestor of all the elements of the virtual signal. The [virtual signal](#) command has an **-install <region>** option to specify where the virtual signal should be installed. This can be used to install the virtual signal in a user-defined region in order to reconstruct the original RTL hierarchy when simulating and driving a post-synthesis, gate-level implementation.

A virtual signal can be used to reconstruct RTL-level design buses that were broken down during synthesis. The [virtual hide](#) command can be used to hide the display of the broken-down bits if you don't want them cluttering up the Objects window.

If the virtual signal has elements from more than one WLF file, it will be automatically installed in the virtual region *virtuals:/Signals*.

Virtual signals are not hierarchical – if two virtual signals are concatenated to become a third virtual signal, the resulting virtual signal will be a concatenation of all the scalar elements of the first two virtual signals.

The definitions of virtuals can be saved to a macro file using the [virtual save](#) command. By default, when quitting, ModelSim will append any newly-created virtuals (that have not been saved) to the *virtuals.do* file in the local directory.

If you have virtual signals displayed in the Wave or List window when you save the Wave or List format, you will need to execute the *virtuals.do* file (or some other equivalent) to restore the virtual signal definitions before you re-load the Wave or List format during a later run. There is one exception: "implicit virtuals" are automatically saved with the Wave or List format.

Implicit and Explicit Virtuals

An implicit virtual is a virtual signal that was automatically created by ModelSim without your knowledge and without you providing a name for it. An example would be if you expand a bus in the Wave window, then drag one bit out of the bus to display it separately. That action creates a one-bit virtual signal whose definition is stored in a special location, and is not visible in the Objects pane or to the normal virtual commands.

All other virtual signals are considered "explicit virtuals".

Virtual Functions

Virtual functions behave in the GUI like signals but are not aliases of combinations or elements of signals logged by the kernel. They consist of logical operations on logged signals and can be dependent on simulation time. They can be displayed in the Objects, Wave, and List windows and accessed by the [examine](#) command, but cannot be set by the [force](#) command.

Examples of virtual functions include the following:

- a function defined as the inverse of a given signal
- a function defined as the exclusive-OR of two signals
- a function defined as a repetitive clock
- a function defined as "the rising edge of CLK delayed by 1.34 ns"

You can also use virtual functions to convert signal types and map signal values.

The result type of a virtual function can be any of the types supported in the GUI expression syntax: integer, real, boolean, std_logic, std_logic_vector, and arrays and records of these types. Verilog types are converted to VHDL 9-state std_logic equivalents and Verilog net strengths are ignored.

To create a virtual function, use the [virtual function](#) command.

Virtual functions are also implicitly created by ModelSim when referencing bit-selects or part-selects of Verilog registers in the GUI, or when expanding Verilog registers in the Objects,

Wave, or List window. This is necessary because referencing Verilog register elements requires an intermediate step of shifting and masking of the Verilog "vreg" data structure.

Virtual Regions

User-defined design hierarchy regions can be defined and attached to any existing design region or to the virtuals context tree. They can be used to reconstruct the RTL hierarchy in a gate-level design and to locate virtual signals. Thus, virtual signals and virtual regions can be used in a gate-level design to allow you to use the RTL test bench.

To create and attach a virtual region, use the [virtual region](#) command.

Virtual Types

User-defined enumerated types can be defined in order to display signal bit sequences as meaningful alphanumeric names. The virtual type is then used in a type conversion expression to convert a signal to values of the new type. When the converted signal is displayed in any of the windows, the value will be displayed as the enumeration string corresponding to the value of the original signal.

To create a virtual type, use the [virtual type](#) command.

Chapter 9

Waveform Analysis

When your simulation finishes, you will often want to analyze waveforms to assess and debug your design. Designers typically use the Wave window for waveform analysis. However, you can also look at waveform data in a textual format in the List window.

To analyze waveforms in ModelSim, follow these steps:

1. Compile your files.
2. Load your design.
3. Add objects to the Wave or List window.

```
add wave <object_name>
add list <object_name>
```

4. Run the design.

Objects You Can View

The list below identifies the types of objects can be viewed in the Wave or List window. Refer to the section “[Using the WildcardFilter Preference Variable](#)” for information on controlling the information that is added to the Wave window when using wild cards.

- **VHDL objects** — (indicated by dark blue diamond in the Wave window)
signals, aliases, process variables, and shared variables
- **Verilog and SystemVerilog objects** — (indicated by light blue diamond in the Wave window)
nets, registers, variables, named events, and classes
- **Virtual objects** — (indicated by an orange diamond in the Wave window)
virtual signals, buses, and functions, see; [Virtual Objects](#) for more information

Wave Window Overview


The Wave window opens in the Main window as shown [Figure 9-1](#). The window can be undocked from the main window by clicking the Undock button in the window header or by using the **view -undock wave** command. Setting the **PrefMain(ViewUnDocked)** wave preference variable will change the default behavior so that the Wave window will open undocked each time you start ModelSim.

When the Wave window is docked in the Main window, all menus and icons that were in the undocked Wave window move into the Main window menu bar and toolbar.

Wave Window Panes


The Wave window is divided into a number of window panes. The Object Pathnames Pane displays object paths.

Figure 9-1. Wave Window Object Pathnames Pane




The Object Values Pane displays the value of each object in the pathnames pane at the time of the selected cursor.


Figure 9-2. Wave Window Object Values Pane



The Waveform Pane displays the object waveforms over the time of the simulation.

Figure 9-3. Wave Window Waveform Pane


The Cursor Pane displays cursor names, cursor values and the cursor locations on the timeline. This pane also includes a toolbox that gives you quick access to cursor and timeline features and configurations.

Figure 9-4. Wave Window Cursor Pane


All of these panes can be resized by clicking and dragging the bar between any two panes.

In addition to these panes, the Wave window also contains a Messages bar at the top of the window. The Messages bar contains indicators pointing to the times at which a message was output from the simulator.


Figure 9-5. Wave Window Messages Bar


List Window Overview

The List window displays simulation results in tabular format. Common tasks that people use the window for include:

- Using gating expressions and trigger settings to focus in on particular signals or events. See [Configuring New Line Triggering in the List Window](#).
- Debugging delta delay issues. See [Delta Delays](#) for more information.

The window is divided into two adjustable panes, which allows you to scroll horizontally through the listing on the right, while keeping time and delta visible on the left.

Figure 9-6. Tabular Format of the List Window


The screenshot shows the ModelSim List window titled "list". The menu bar includes File, Edit, View, Add, Tools, and Window. The toolbar contains icons for file operations like Open, Save, and Print, as well as waveform-related icons. The main area displays a table of signal values. The columns are labeled with signal names: ps, /test_sm/into, /test_sm/outof, /test_sm/rst, /test_sm/clk, and /test_sm/out wire. The rows show timestamp values (e.g., 490000, 491000, etc.) and their corresponding signal states (e.g., 000000030, 171 0 1, binary 0000000000000000000000000000000010101011). The last row, 511000 +2, is highlighted with a black background.

ps	/test_sm/into	/test_sm/outof	/test_sm/rst	/test_sm/clk	/test_sm/out wire
490000 +0	000000030	171 0 1	0000000000000000000000000000000010101011		
491000 +1	000000030	171 0 1	0000000000000000000000000000000010111011		
495000 +0	000000000	171 0 1	0000000000000000000000000000000010111011		
500000 +0	000000000	171 0 0	0000000000000000000000000000000010111011		
510000 +0	000000000	171 0 1	0000000000000000000000000000000010111011		
511000 +1	000000000	171 0 1	0000000000000000000000000000000010111011		
511000 +2	000000000	171 0 1	0000000000000000000000000000000010111011		
515000 +0	400000000	187 0 1	0000000000000000000000000000000010111011		
520000 +0	400000000	187 0 0	0000000000000000000000000000000010111011		
529000 +1	400000000	187 0 0	0000000000000000000000000000000010111011		

164 lines

Adding Objects to the Wave or List Window

You can add objects to the Wave or List window in several ways.

Adding Objects with Drag and Drop

You can drag and drop objects into the Wave or List window from the Structure, Processes, Memory, Objects, Source, or Locals windows. You can also drag objects from the Wave window to the List window and vice versa.

Select the objects in the first window, then drop them into the Wave window. Depending on what you select, all objects or any portion of the design can be added.

Adding Objects with Menu Selections

The **Add** menu in the Main window lets you add objects to the Wave window, List window, or Log file. You can also add objects using right-click popup menus. For example, if you want to add all signals in a design to the Wave window you can do one of the following:

- Right-click a design unit in a Structure (sim) window and select **Add > To Wave > All Items in Design** from the popup context menu.
- Right-click anywhere in the Objects window and select **Add > To Wave > Signals in Design** from the popup context menu.

Adding Objects with a Command

Use the [add list](#) or [add wave](#) commands to add objects from the command line. For example:

VSIM> add wave /proc/a

Adds signal */proc/a* to the Wave window.

VSIM> add list *

Adds all the objects in the current region to the List window.

VSIM> add wave -r /*

Adds all objects in the design to the Wave window.

Refer to the section “[Using the WildcardFilter Preference Variable](#)” for information on controlling the information that is added to the Wave window when using wild cards.

Adding Objects with a Window Format File


Select **File > Load** and specify a previously saved format file. See [Saving the Window Format](#) for details on how to create a format file.

Measuring Time with Cursors in the Wave Window

ModelSim uses cursors to measure time in the Wave window. Cursors extend a vertical line over the waveform display and identify a specific simulation time. Multiple cursors can be used to measure time intervals, as shown in the graphic below.

When the Wave window is first drawn it contains two cursors — the **Now** cursor, and **Cursor 1** (Figure 9-7).

Figure 9-7. Original Names of Wave Window Cursors




The **Now** cursor is always locked to the current simulation time and it is not manifested as a graphical object (vertical cursor bar) in the Wave window.

Cursor 1 is located at time zero. Clicking anywhere in the waveform display moves the **Cursor 1** vertical cursor bar to the mouse location and makes this cursor the selected cursor. The selected cursor is drawn as a bold solid line; all other cursors are drawn with thin lines.

Cursor and Timeline Toolbox

The Cursor and Timeline Toolbox on the left side of the cursor pane gives you quick access to cursor and timeline features.

Figure 9-8. Cursor and Timeline Toolbox



The action for each toolbox icon is shown in [Table 9-1](#).


Table 9-1. Cursor and Timeline Toolbox Icons and Actions

Icon	Action
	Toggle short names <-> full names
	Edit grid and timeline properties
	Insert cursor
	Toggle lock on cursor to prevent it from moving
	Edit this cursor
	Remove this cursor

The **Toggle short names <-> full names** icon allows you to switch from displaying full pathnames (the default) in the Pathnames Pane to displaying short pathnames.

The **Edit grid and timeline properties** icon opens the Wave Window Properties dialog to the Grid & Timeline tab ([Figure 9-9](#)).

Figure 9-9. Grid and Timeline Properties



- The Grid Configuration selections allow you to set grid offset, minimum grid spacing, and grid period. You can also reset these grid configuration settings to their default values.
- The Timeline Configuration selections give you a user-definable time scale. You can display simulation time on a timeline or a clock cycle count. If you select Display simulation time in timeline area, use the Time Units dropdown list to select one of the following as the timeline unit:

fs, ps, ns, us, ms, sec, min, hr

Note


The time unit displayed in the Wave window does not affect the simulation time that is currently defined.

The current configuration is saved with the wave format file so you can restore it later.

- The **Show frequency in cursor delta** box causes the timeline to display the difference (delta) between adjacent cursors as frequency. By default, the timeline displays the delta between adjacent cursors as time.

To add cursors when the Wave window is active, click the Insert Cursor icon, or choose **Add > To Wave > Cursor** from the menu bar. Each added cursor is given a default cursor name (Cursor 2, Cursor 3, and so forth) which can be changed by simply right-clicking the cursor name, then typing in a new name, or by clicking the **Edit this cursor** icon. The Edit this cursor icon will open the Cursor Properties dialog (Figure 9-10), where you assign a cursor name and time. You can also lock the cursor to the specified time.

Figure 9-10. Cursor Properties Dialog Box



Working with Cursors

The table below summarizes common cursor actions.

Table 9-2. Actions for Cursors

Action	Menu command (Wave window docked)	Menu command (Wave window undocked)	Icon
Add cursor	Add > To Wave > Cursor	Add > Cursor	
Edit cursor	Wave > Edit Cursor	Edit > Edit Cursor	
Delete cursor	Wave > Delete Cursor	Edit > Delete Cursor	
Zoom In on Active Cursor	Wave > Zoom > Zoom Cursor	View > Zoom > Zoom Cursor	NA
Lock cursor	Wave > Edit Cursor	Edit > Edit Cursor	
Select a cursor	Wave > Cursors	View > Cursors	NA

Shortcuts for Working with Cursors

There are a number of useful keyboard and mouse shortcuts related to the actions listed above:

- Select a cursor by clicking the cursor name.

- Jump to a hidden cursor (one that is out of view) by double-clicking the cursor name.
- Name a cursor by right-clicking the cursor name and entering a new value. Press <Enter> on your keyboard after you have typed the new name.
- Move a locked cursor by holding down the <shift> key and then clicking-and-dragging the cursor.
- Move a cursor to a particular time by right-clicking the cursor value and typing the value to which you want to scroll. Press <Enter> on your keyboard after you have typed the new value.

Understanding Cursor Behavior


The following list describes how cursors behave when you click in various panes of the Wave window:

- If you click in the waveform pane, the closest unlocked cursor to the mouse position is selected and then moved to the mouse position.
- Clicking in a horizontal track in the cursor pane selects that cursor and moves it to the mouse position.
- Cursors snap to the nearest waveform edge to the left if you click or drag a cursor along the selected waveform to within ten pixels of a waveform edge. You can set the snap distance in the Display tab of the Window Preferences dialog. Select **Tools > Options > Wave Preferences** when the Wave window is docked in the Main window MDI frame. Select **Tools > Window Preferences** when the Wave window is a stand-alone, undocked window.
- You can position a cursor without snapping by dragging in the cursor pane below the waveforms.

Jumping to a Signal Transition

You can move the active (selected) cursor to the next or previous transition on the selected signal using these two toolbar icons shown in [Figure 9-11](#).

Figure 9-11. Find Previous and Next Transition Icons



Find Previous Transition
locate the previous signal value change for the selected signal




Find Next Transition
locate the next signal value change for the selected signal

These actions will not work on locked cursors.

Linking Cursors


Cursors within the Wave window can be linked together, allowing you to move two or more cursors together across the simulation timeline. You simply click one of the linked cursors and drag it left or right on the timeline. The other linked cursors will move by the same amount of time. You can link all displayed cursors by right-clicking the time value of any cursor in the timeline, as shown in [Figure 9-12](#), and selecting **Cursor Linking > Link All**.

Figure 9-12. Cursor Linking Menu



You can link and unlink selected cursors by selecting **Cursor Linking > Configure** to open the **Configure Cursor Links** dialog ([Figure 9-13](#)).


Figure 9-13. Configure Cursor Links Dialog



Setting Time Markers in the List Window

Time markers in the List window are similar to cursors in the Wave window. Time markers tag lines in the data table so you can quickly jump back to that time. Markers are indicated by a thin box surrounding the marked line.

Figure 9-14. Time Markers in the List Window



Working with Markers

The table below summarizes actions you can take with markers.

Table 9-3. Actions for Time Markers

Action	Method
Add marker	Select a line and then select List > Add Marker
Delete marker	Select a tagged line and then select List > Delete Marker
Goto marker	Select View > Goto > <time> (only available when undocked)

Expanded Time in the Wave and List Windows

When analyzing a design using ModelSim, you can see a value for each object at any time step in the simulation. If logged in the .wlf file, the values at any time step prior to and including the current simulation time are displayed in the Wave and List windows or by using the [examine](#) command.

Some objects can change values more than once in a given time step. These intermediate values are of interest when debugging glitches on clocked objects or race conditions. With a few exceptions (viewing delta time steps with the List window and [examine](#) command), the values prior to the final value in a given time step cannot be observed.

The expanded time function makes these intermediate values visible in the Wave window. Expanded time shows the actual order in which objects change values and shows all transitions of each object within a given time step.

Expanded Time Terminology

- **Simulation Time** — the basic time step of the simulation. The final value of each object at each simulation time is what is displayed by default in the Wave window.
- **Delta Time** — the time intervals or steps taken to evaluate the design without advancing simulation time. Object values at each delta time step are viewed in the List window or by using the -delta argument of the [examine](#) command. Refer to [Delta Delays](#) for more information.
- **Event Time** — the time intervals that show each object value change as a separate event and that shows the relative order in which these changes occur

During a simulation, events on different objects in a design occur in a particular order or sequence. Typically, this order is not important and only the final value of each object for each simulation time step is important. However, in situations like debugging glitches on clocked objects or race conditions, the order of events is important. Unlike simulation time steps and delta time steps, only one object can have a single value change at any one event time. Object values and the exact order which they change can be saved in the *.wlf* file.

- **Expanded Time** — the Wave window feature that expands single simulation time steps to make them wider, allowing you to see object values at the end of each delta cycle or at each event time within the simulation time.
- **Expand** — causes the normal simulation time view in the Wave window to show additional detailed information about when events occurred during a simulation.
- **Collapse** — hides the additional detailed information in the Wave window about when events occurred during a simulation.

Recording Expanded Time Information

You can use the `vsim` command, or the WLFCollapseMode variable in the *modelsim.ini* file, to control recording of expanded time information in the *.wlf* file.

Table 9-4. Recording Delta and Event Time Information

vsim command argument	modelsim.ini setting	effect
<code>-wlfnocollapse</code>	WLFCollapseMode = 0	All events for each logged signal are recorded to the <i>.wlf</i> file in the exact order they occur in the simulation.
<code>-wlfcollapsedelta</code>	WLFCollapseMode = 1 (Default)	Each logged signal that has events during a simulation delta has its final value recorded in the <i>.wlf</i> file when the delta has expired.
<code>-wlfcollapsetime</code>	WLFCollapseMode = 2	Similar to delta collapsing but at the simulation time step granularity.

Recording Delta Time

Delta time information is recorded in the *.wlf* file using the **-wlfcollapsedelta** argument of `vsim` or by setting the WLFCollapseMode *modelsim.ini* variable to 1. This is the default behavior.

Recording Event Time

To save multiple value changes of an object during a single time step or single delta cycle, use the **-wlfnocollapse** argument with `vsim`, or set WLFCollapseMode to 0. Unlike delta times (which are explicitly saved in the *.wlf* file), event time information exists implicitly in the *.wlf* file. That is, the order in which events occur in the simulation is the same order in which they are logged to the *.wlf* file, but explicit event time values are not logged.

Choosing Not to Record Delta or Event Time

You can choose not to record event time or delta time information to the *.wlf* file by using the **-wlfcollapsetime** argument with `vsim`, or by setting WLFCollapseMode to 2. This will prevent detailed debugging but may reduce the size of the *.wlf* file and speed up the simulation.

Viewing Expanded Time Information in the Wave Window

Expanded time information is displayed in the Wave window toolbar, the right portion of the Messages bar, the Waveform pane, the time axis portion of the Cursor pane, and the Waveform pane horizontal scroll bar as described below.


- **Expanded Time Toolbar** — The Expanded Time toolbar can (optionally) be displayed in the toolbar area of the undocked Wave window or the toolbar area of the Main

window when the Wave window is docked. It contains three exclusive toggle buttons for selecting the Expanded Time mode (see [Toolbar Selections for Expanded Time Modes](#)) and four buttons for expanding and collapsing simulation time.


- **Messages Bar** — The right portion of the Messages Bar is scaled horizontally to align properly with the Waveform pane and the time axis portion of the Cursor pane.
- **Waveform Pane Horizontal Scroll Bar** — The position and size of the thumb in the Waveform pane horizontal scroll bar is adjusted to correctly reflect the current state of the Waveform pane and the time axis portion of the Cursor pane.
- **Waveform Pane and the Time Axis Portion of the Cursor Pane** — By default, the Expanded Time is off and simulation time is collapsed for the entire time range in the Waveform pane. When the Delta Time mode is selected (see [Recording Delta Time](#)), simulation time remains collapsed for the entire time range in the Waveform pane. A red dot is displayed in the middle of all waveforms at any simulation time where multiple value changes were logged for that object.

[Figure 9-15](#) illustrates the appearance of the Waveform pane when viewing collapsed event time or delta time. It shows a simulation with three signals, s1, s2, and s3. The red dots indicate multiple transitions for s1 and s2 at simulation time 3ns.

Figure 9-15. Waveform Pane with Collapsed Event and Delta Time



[Figure 9-16](#) shows the Waveform pane and the timescale from the Cursors pane after expanding simulation time at time 3ns. The background color is blue for expanded sections in Delta Time mode and green for expanded sections in Event Time mode.


Figure 9-16. Waveform Pane with Expanded Time at a Specific Time


In Delta Time mode, more than one object may have an event at the same delta time step. The labels on the time axis in the expanded section indicate the delta time steps within the given simulation time.

In Event Time mode, only one object may have an event at a given event time. The exception to this is for objects that are treated atomically in the simulator and logged atomically. The individual bits of a SystemC vector, for example, could change at the same event time.

Labels on the time axis in the expanded section indicate the order of events from all of the objects added to the Wave window. If an object that had an event at a particular time but it is not in the viewable area of the Waveform panes, then there will appear to be no events at that time.


Depending on which objects have been added to the Wave window, a specific event may happen at a different event time. For example, if s3 shown in [Figure 9-16](#), had not been added to the Wave window, the result would be as shown in [Figure 9-17](#).

Figure 9-17. Waveform Pane with Event Not Logged


Now the first event on s2 occurs at event time 3ns + 2 instead of event time 3ns + 3. If s3 had been added to the Wave window (whether shown in the viewable part of the window or not) but was not visible, the event on s2 would still be at 3ns + 3, with no event visible at 3ns + 2.

[Figure 9-18](#) shows an example of expanded time over the range from 3ns to 5ns. The expanded time range displays delta times as indicated by the blue background color. (If Event Time mode is selected, a green background is displayed.)

Figure 9-18. Waveform Pane with Expanded Time Over a Time Range



When scrolling horizontally, expanded sections remain expanded until you collapse them, even when scrolled out of the visible area. The left or right edges of the Waveform pane are viewed in either expanded or collapsed sections.

Expanded event order or delta time sections appears in all panes when multiple Waveform panes exist for a Wave window. When multiple Wave windows are used, sections of expanded event or delta time are specific to the Wave window where they were created.

For expanded event order time sections when multiple datasets are loaded, the event order time of an event will indicate the order of that event relative to all other events for objects added to that Wave window for that object's dataset only. That means, for example, that signal sim:s1 and gold:s2 could both have events at time 1ns+3.

Note



The order of events for a given design will differ for optimized versus unoptimized simulations, and between different versions of ModelSim. The order of events will be consistent between the Wave window and the List window for a given simulation of a particular design, but the event numbering may differ. See [Expanded Time Viewing in the List Window](#).

You may display any number of disjoint expanded times or expanded ranges of times.

Customizing the Expanded Time Wave Window Display

As noted above, the Wave window background color is blue instead of black for expanded sections in Delta Time mode and green for expanded sections in Event Time mode.

The background colors for sections of expanded event time are changed as follows:

1. Select **Tools > Edit Preferences** from the menus. This opens the Preferences dialog.
2. Select the By Name tab.
3. Scroll down to the Wave selection and click the plus sign (+) for Wave.
4. Change the values of the Wave Window variables `waveDeltaBackground` and `waveEventBackground`.

Selecting the Expanded Time Display Mode

There are three Wave window expanded time display modes: Event Time mode, Delta Time mode, and Expanded Time off. These display modes are initiated by menu selections, toolbar selections, or via the command line.

Menu Selections for Expanded Time Display Modes

Table 9-5 shows the menu selections for initiating expanded time display modes.

Table 9-5. Menu Selections for Expanded Time Display Modes

action	menu selection with Wave window docked or undocked
select Delta Time mode	docked: Wave > Expanded Time > Delta Time Mode undocked: View > Expanded Time > Delta Time Mode
select Event Time mode	docked: Wave > Expanded Time > Event Time Mode undocked: View > Expanded Time > Event Time Mode
disable Expanded Time	docked: Wave > Expanded Time > Expanded Time Off undocked: View > Expanded Time > Expanded Time Off

Select Delta Time Mode or Event Time Mode from the appropriate menu according to Table 9-5 to have expanded simulation time in the Wave window show delta time steps or event time steps respectively. Select Expanded Time Off for standard behavior (which is the default).

Toolbar Selections for Expanded Time Modes

There are three exclusive toggle buttons in the [Wave Expand Time Toolbar](#) for selecting the time mode used to display expanded simulation time in the Wave window.

- The "Expanded Time Deltas Mode" button displays delta time steps.

- The "Expanded Time Events Mode" button displays event time steps.
- The "Expanded Time Off" button turns off the expanded time display in the Wave window.

Clicking any one of these buttons on toggles the other buttons off. This serves as an immediate visual indication about which of the three modes is currently being used. Choosing one of these modes from the menu bar or command line also results in the appropriate resetting of these three buttons. The "Expanded Time Off" button is selected by default.

In addition, there are four buttons in the [Wave Expand Time Toolbar](#) for expanding and collapsing simulation time.

- The “Expand All Time” button expands simulation time over the entire simulation time range, from time 0 to the current simulation time.
- The “Expand Time At Active Cursor” button expands simulation time at the simulation time of the active cursor.
- The “Collapse All Time” button collapses simulation time over entire simulation time range.
- The “Collapse Time At Active Cursor” button collapses simulation time at the simulation time of the active cursor.

Command Selection of Expanded Time Mode

The command syntax for selecting the time mode used to display objects in the Wave window is:

```
wave expand mode [-window <win>] none | deltas | events
```

Use the wave expand mode command to select which mode is used to display expanded time in the wave window. This command also results in the appropriate resetting of the three toolbar buttons.

Switching Between Time Modes

If one or more simulation time steps have already been expanded to view event time or delta time, then toggling the Time mode by any means will cause all of those time steps to be redisplayed in the newly selected mode.

Expanding and Collapsing Simulation Time

Simulation time may be expanded to view delta time steps or event time steps at a single simulation time or over a range of simulation times. Simulation time may be collapsed to hide delta time steps or event time steps at a single simulation time or over a range of simulation

times. You can expand or collapse the simulation time with menu selections, toolbar selections, via commands, or with the mouse cursor.

- Expanding/Collapsing Simulation Time with Menu Selections — Select **Wave > Expanded Time** when the Wave window is docked, and **View > Expanded Time** when the Wave window is undocked. You can expand/collapse over the full simulation time range, over a specified time range, or at the time of the active cursor.,.
- Expanding/Collapsing Simulation Time with Toolbar Selections — There are four buttons in the toolbar for expanding and collapsing simulation time in the Wave window: Expand Full, Expand Cursor, Collapse Full, and Collapse Cursor.
- Expanding/Collapsing Simulation Time with Commands — There are six commands for expanding and collapsing simulation time in the Wave window.

[wave expand all](#)
[wave expand range](#)
[wave expand cursor](#)
[wave collapse all](#)
[wave collapse range](#)
[wave collapse cursor](#)

These commands have the same behavior as the corresponding menu and toolbar selections. If valid times are not specified, for [wave expand range](#) or [wave collapse range](#), no action is taken. These commands effect all Waveform panes in the Wave window to which the command applies.

Expanded Time Viewing in the List Window

Event time may be shown in the List window in the same manner as delta time by using the **-delta events** option with the [configure list](#) command.

When the List window displays event times, the event time is relative to events on other signals also displayed in the List window. This may be misleading, as it may not correspond to event times displayed in the Wave window for the same events if different signals are added to the Wave and List windows.

The [write list](#) command (when used after the [configure list -delta events](#) command) writes a list file in tabular format with a line for every event. Please note that this is different from the [write list -events](#) command, which writes a non-tabular file using a print-on-change format.

The following examples illustrate the appearance of the List window and the corresponding text file written with the [write list](#) command after various options for the [configure list -delta](#) command are used.

Figure 9-19 shows the appearance of the List window after the `configure list -delta none` command is used. It corresponds to the file resulting from the `write list` command. No column is shown for deltas or events.

Figure 9-19. List Window After write list -delta none Option is Used

ns	/top11/inp1	/top11/outp1	/top11/inp2	/top11/outp2
0		-20 -20 -14 -14		
10		-4 -4 5 5		
20		-10 -10 -2 -2		

Figure 9-20 shows the appearance of the List window after the `configure list -delta collapse` command is used. It corresponds to the file resulting from the `write list` command. There is a column for delta time and only the final delta value and the final value for each signal for each simulation time step (at which any events have occurred) is shown.

Figure 9-20. List Window After write list -delta collapse Option is Used

ns	delta	/top11/inp1	/top11/outp1	/top11/inp2	/top11/outp2
0	+0		-20 -20 -14 -14		
10	+2		-4 -4 5 5		
20	+2		-10 -10 -2 -2		

Figure 9-21 shows the appearance of the List window after the `configure list -delta all` option is used. It corresponds to the file resulting from the `write list` command. There is a column for delta time, and each delta time step value is shown on a separate line along with the final value for each signal for that delta time step.

Figure 9-21. List Window After write list -delta all Option is Used

list		/top11/inp1 /top11/outp1			
ns delta		/top11/inp2 /top11/outp2			
0	+0		-20	-20	-14 -14
10	+1		-4	-20	5 -14
10	+2		-4	-4	5 5
20	+1		-10	-4	-2 5
20	+2		-10	-10	-2 -2

Figure 9-22 shows the appearance of the List window after the [configure list -delta events](#) command is used. It corresponds to the file resulting from the [write list](#) command. There is a column for event time, and each event time step value is shown on a separate line along with the final value for each signal for that event time step. Since each event corresponds to a new event time step, only one signal will change values between two consecutive lines.

Figure 9-22. List Window After write list -event Option is Used

list		/top11/inp1 /top11/outp1			
ns event		/top11/inp2 /top11/outp2			
0	+0		-20	?	?
0	+1		-20	-20	?
0	+2		-20	-20	-14 ?
0	+3		-20	-20	-14 -14
10	+0		-20	-20	5 -14
10	+1		-4	-20	5 -14
10	+2		-4	-20	5 5
10	+3		-4	-4	5 5
20	+0		-4	-4	-2 5
20	+1		-10	-4	-2 5
20	+2		-10	-4	-2 -2
20	+3		-10	-10	-2 -2

Zooming the Wave Window Display

Zooming lets you change the simulation range in the waveform pane. You can zoom using the context menu, toolbar buttons, mouse, keyboard, or commands.

Zooming with the Menu, Toolbar and Mouse

You can access Zoom commands from the **View** menu in the Wave window when it is undocked, from the **Wave > Zoom** menu selections in the Main window when the Wave window is docked, or by clicking the right mouse button in the waveform pane of the Wave window.

These zoom buttons are available on the toolbar:



Zoom In 2x

zoom in by a factor of two from the current view



Zoom Out 2x

zoom out by a factor of two from current view



Zoom In on Active Cursor

centers the active cursor in the waveform display and zooms in



Zoom Full

zoom out to view the full range of the simulation from time 0 to the current time



Zoom Mode

change mouse pointer to zoom mode; see below

To zoom with the mouse, first enter zoom mode by selecting **View > Zoom > Mouse Mode > Zoom Mode**. The left mouse button then offers 3 zoom options by clicking and dragging in different directions:

- Down-Right *or* Down-Left: Zoom Area (In)
- Up-Right: Zoom Out
- Up-Left: Zoom Fit

Also note the following about zooming with the mouse:

- The zoom amount is displayed at the mouse cursor. A zoom operation must be more than 10 pixels to activate.
- You can enter zoom mode temporarily by holding the <Ctrl> key down while in select mode.
- With the mouse in the Select Mode, the middle mouse button will perform the above zoom operations.

To zoom with your scroll-wheel of your mouse, hold down the ctrl key at the same time to scroll in and out. The waveform pane will zoom in and out, centering on your mouse cursor

Saving Zoom Range and Scroll Position with Bookmarks

Bookmarks save a particular zoom range and scroll position. This lets you return easily to a specific view later. You save the bookmark with a name and then access the named bookmark from the Bookmark menu. Bookmarks are saved in the Wave format file (see [Adding Objects with a Window Format File](#)) and are restored when the format file is read.

Managing Bookmarks

The table below summarizes actions you can take with bookmarks.


Table 9-6. Actions for Bookmarks

Action	Menu commands (Wave window docked)	Menu commands (Wave window undocked)	Command
Add bookmark	Add > To Wave > Bookmark	Add > Bookmark	bookmark add wave
View bookmark	Wave > Bookmarks > <bookmark_name>	View > Bookmarks > <bookmark_name>	bookmark goto wave
Delete bookmark	Wave > Bookmarks > Bookmarks > <select bookmark then Delete>	View > Bookmarks > Bookmarks > <select bookmark then Delete>	bookmark delete wave

Adding Bookmarks

To add a bookmark, follow these steps:

1. Zoom the Wave window as you see fit using one of the techniques discussed in [Zooming the Wave Window Display](#).
2. If the Wave window is docked, select **Add > Wave > Bookmark**. If the Wave window is undocked, select **Add > Bookmark**.

Figure 9-23. Bookmark Properties Dialog

3. Give the bookmark a name and click OK.

Editing Bookmarks

Once a bookmark exists, you can change its properties by selecting **Wave > Bookmarks > Bookmarks** if the Wave window is docked; or by selecting **Tools > Bookmarks** if the Wave window is undocked.

Searching in the Wave and List Windows


The Wave and List windows provide two methods for locating objects:

- Finding signal names:
 - Select **Edit > Find**
 - click the Find toolbar button
 - use the **find** command
- Search for values or transitions:
 - Select **Edit > Signal Search**
 - click the Find toolbar button

Wave window searches can be stopped by clicking the “Stop Wave Drawing” or “Break” toolbar buttons.

Finding Signal Names

The Find command is used to locate a signal name or value in the Wave or List window. When you select **Edit > Find**, the Find dialog appears.

Figure 9-24. Find Signals by Name or Value


One option of note is the **Exact** checkbox. Check **Exact** if you only want to find objects that match your search exactly. For example, searching for "clk" without **Exact** will find */top/clk* and *clk1*.

There are two differences between the Wave and List windows as it relates to the Find feature:

- In the Wave window you can specify a value to search for in the values pane.
- The find operation works only within the active pane in the Wave window.

Searching for Values or Transitions

The search command lets you search for transitions or values on selected signals. When you select **Edit > Signal Search**, the Signal Search dialog (Figure 9-25) appears.

Figure 9-25. Wave Signal Search Dialog


One option of note is **Search for Expression**. The expression can involve more than one signal but is limited to signals currently in the window. Expressions can include constants, variables, and DO files. See [Expression Syntax](#) for more information.

Using the Expression Builder for Expression Searches

The Expression Builder is a feature of the Wave and List Signal Search dialog boxes and the List trigger properties dialog box. You can use it to create a search expression that follows the [GUI_expression_format](#).


To display the Expression Builder dialog box, do the following:

1. Choose **Edit > Signal Search...** from the main menu. This displays the Wave Signal Search dialog box.
2. Select **Search for Expression**.
3. Click the **Builder** button. This displays the Expression Builder dialog box shown in [Figure 9-26](#)

Figure 9-26. Expression Builder Dialog Box

You click the buttons in the Expression Builder dialog box to create a GUI expression. Each button generates a corresponding element of [Expression Syntax](#) and is displayed in the Expression field. In addition, you can use the **Selected Signal** button to create an expression from signals you select from the associated Wave or List window.

For example, instead of typing in a signal name, you can select signals in a Wave or List window and then click **Selected Signal** in the Expression Builder. This displays the Select Signal for Expression dialog box shown in [Figure 9-27](#).

Figure 9-27. Selecting Signals for Expression Builder

Note that the buttons in this dialog box allow you to determine the display of signals you want to put into an expression:

- List only Select Signals — list only those signals that are currently selected in the parent window.
- List All Signals — list all signals currently available in the parent window.

Once you have selected the signals you want displayed in the Expression Builder, click OK.

Saving an Expression to a Tcl Variable

Clicking the **Save** button will save the expression to a Tcl variable. Once saved this variable can be used in place of the expression. For example, say you save an expression to the variable "foo." Here are some operations you could do with the saved variable:

- Read the value of *foo* with the set command:

set foo

- Put \$foo in the Expression: entry box for the Search for Expression selection.
- Issue a searchlog command using foo:

searchlog -expr \$foo 0

Searching for when a Signal Reaches a Particular Value

Select the signal in the Wave window and click **Insert Selected Signal** and ==. Then, click the value buttons or type a value.

Evaluating Only on Clock Edges

Click the **&&** button to AND this condition with the rest of the expression. Then select the clock in the Wave window and click **Insert Selected Signal** and 'rising'. You can also select the falling edge or both edges.

Operators


Other buttons will add operators of various kinds (see [Expression Syntax](#)), or you can type them in.

Formatting the Wave Window

Setting Wave Window Display Preferences

You can set Wave window display preferences by selecting **Wave > Wave Preferences** (when the window is docked) or **Tools > Window Preferences** (when the window is undocked). These commands open the Wave Window Preferences dialog (Figure 9-28).

Figure 9-28. Display Tab of the Wave Window Preferences Dialog Box




Hiding/Showing Path Hierarchy

You can set how many elements of the object path display by changing the Display Signal Path value in the Wave Window Preferences dialog (Figure 9-28). Zero indicates the full path while a non-zero number indicates the number of path elements to be displayed.


Setting the Timeline to Count Clock Cycles

You can set the timeline of the Wave window to count clock cycles rather than elapsed time. If the Wave window is docked, open the Wave Window Preferences dialog by selecting **Wave > Wave Preferences** from the Main window menus. If the Wave window is undocked, select **Tools > Window Preferences** from the Wave window menus. This opens the Wave Window Preferences dialog. In the dialog, select the Grid & Timeline tab ([Figure 9-29](#)).

Figure 9-29. Grid & Timeline Tab of Wave Window Preferences Dialog Box



Enter the period of your clock in the Grid Period field and select “Display grid period count (cycle count).” The timeline will now show the number of clock cycles, as shown in [Figure 9-30](#).


Figure 9-30. Clock Cycles in Timeline of Wave Window

Formatting Objects in the Wave Window

You can adjust various object properties to create the view you find most useful. Select one or more objects and then select **Properties** or use the selections in the **Format** menu (when undocked).

Changing Radix (base) for the Wave Window

One common adjustment is changing the radix (base) of an object. When you select **Properties**, the Wave Signal Properties dialog appears.

Figure 9-31. Changing Signal Radix

The default radix is symbolic, which means that for an enumerated type, the value pane lists the actual values of the enumerated type of that object. For the other radices - binary, octal, decimal, unsigned, hexadecimal, or ASCII - the object value is converted to an appropriate representation in that radix.

Note


 When the symbolic radix is chosen for SystemVerilog reg and integer types, the values are treated as binary. When the symbolic radix is chosen for SystemVerilog bit and int types, the values are considered to be decimal.

Aside from the Wave Signal Properties dialog, there are three other ways to change the radix:

- Change the default radix for the current simulation using **Simulate > Runtime Options** (Main window)
- Change the default radix for the current simulation using the `radix` command.
- Change the default radix permanently by editing the `DefaultRadix` variable in the `modelsim.ini` file.

Dividing the Wave Window

Dividers serve as a visual aid for debugging, allowing you to separate signals and waveforms for easier viewing. In the graphic below, a bus is separated from the two signals above it with a divider called "Bus."

Figure 9-32. Separate Signals with Wave Window Dividers

To insert a divider, follow these steps:

1. Select the signal above which you want to place the divider.
2. If the Wave pane is docked, select **Add > To Wave > Divider** from the Main window menu bar. If the Wave window stands alone, undocked from the Main window, select **Add > Divider** from the Wave window menu bar.
3. Specify the divider name in the Wave Divider Properties dialog. The default name is New Divider. Unnamed dividers are permitted. Simply delete "New Divider" in the Divider Name field to create an unnamed divider.
4. Specify the divider height (default height is 17 pixels) and then click OK.

You can also insert dividers with the **-divider** argument to the **add wave** command.

Working with Dividers

The table below summarizes several actions you can take with dividers:

Table 9-7. Actions for Dividers


Action	Method
Move a divider	Click-and-drag the divider to the desired location
Change a divider's name or size	Right-click the divider and select Divider Properties
Delete a divider	Right-click the divider and select Delete

Splitting Wave Window Panes

The pathnames, values, and waveform panes of the Wave window display can be split to accommodate signals from one or more datasets. For more information on viewing multiple simulations, see [Recording Simulation Results With Datasets](#).

To split the window, select **Add > Window Pane**.

In the illustration below, the top split shows the current active simulation with the prefix "sim," and the bottom split shows a second dataset with the prefix "gold."

Figure 9-33. Splitting Wave Window Panes

The Active Split

The active split is denoted with a solid white bar to the left of the signal names. The active split becomes the target for objects added to the Wave window.

Wave Groups

You can create a wave group to collect arbitrary groups of items in the Wave window. Wave groups have the following characteristics:

- A wave group may contain 0, 1, or many items.
- You can add or remove items from groups either by using a command or by dragging and dropping.
- You can drag a group around the Wave window or to another Wave window.
- You can nest multiple wave groups, either from the command line or by dragging and dropping. Nested groups are saved or restored from a wave.do format file, restart and checkpoint/restore.

Creating a Wave Group

There are three ways to create a wave group:

- Grouping Signals through Menu Selection
- Grouping Signals with the add wave Command
- Grouping Signals with a Keyboard Shortcut

Grouping Signals through Menu Selection

If you've already added some signals to the Wave window, you can create a group of signals using the following procedure.

Procedure

1. Select a set of signals in the Wave window.

2. Select the **Wave > Group** menu item.

The Wave Group Create dialog appears.

3. Complete the Wave Group Create dialog box:


- Group Name — specify a name for the group. This name is used in the wave window.
- Group Height — specify an integer, in pixels, for the height of the space used for the group label.

4. Ok

Results

The selected signals become a group denoted by a red diamond in the Wave window pathnames pane, with the name specified in the dialog box.

Figure 9-34. Wave groups denoted by red diamond



Grouping Signals with the add wave Command

Add grouped signals to the Wave window from the command line use the following procedure.

Procedure

1. Determine the names of the signals you want to add and the name you want to assign to the group.
2. From the command line, use the **add wave** and the -group argument.

Examples

- Create a group named *mygroup* containing three items:

```
add wave -group mygroup sig1 sig2 sig3
```

- Create an empty group named *mygroup*:

```
add wave -group mygroup
```

Grouping Signals with a Keyboard Shortcut

If you've already added some signals to the Wave window, you can create a group of signals using the following procedure.

Procedure

1. Select the signals you want to group.
2. Ctrl-g

Results

The selected signals become a group with a name that references the dataset and common region, for example: sim:/top/p.

If you use Ctrl-g to group any other signals, they will be placed into any existing group for their region, rather than creating a new group of only those signals.

Deleting or Ungrouping a Wave Group

If a wave group is selected and cut or deleted the entire group and all its contents will be removed from the Wave window. Likewise, the **delete** wave command will remove the entire group if the group name is specified.

If a wave group is selected and the **Wave > Ungroup** menu item is selected the group will be removed and all of its contents will remain in the Wave window in existing order.

Adding Items to an Existing Wave Group

There are three ways to add items to an existing wave group.

1. Using the drag and drop capability to move items outside of the group or from other windows into the group. The insertion indicator will show the position the item will be dropped into the group. If the cursor is moved over the lower portion of the group item name a box will be drawn around the group name indicating the item will be dropped into the last position in the group.
2. The cut/copy/paste functions may be used to paste items into a group.
3. Use the **add wave -group** command.

The following example adds two more signals to an existing group called *mygroup*.

```
add wave -group mygroup sig4 sig5
```

Removing Items from an Existing Wave Group

You can use any of the following methods to remove an item from a wave group.

1. Use the drag and drop capability to move an item outside of the group.
2. Use menu or icon selections to cut or delete an item or items from the group.
3. Use the **delete** wave command to specify a signal to be removed from the group.

Note

 The **delete** wave command removes all occurrences of a specified name from the Wave window, not just an occurrence within a group.

Miscellaneous Wave Group Features

Dragging a wave group from the Wave window to the List window will result in all of the items within the group being added to the List window.


Dragging a group from the Wave window to the Transcript window will result in a list of all of the items within the group being added to the existing command line, if any.

Formatting the List Window

Setting List Window Display Properties

Before you add objects to the List window, you can set the window's display properties. To change when and how a signal is displayed in the List window, select **Tools > List Preferences** from the List window menu bar (when the window is undocked).

Figure 9-35. Modifying List Window Display Properties




Formatting Objects in the List Window

You can adjust various properties of objects to create the view you find most useful. Select one or more objects and then select **View > Signal Properties** from the List window menu bar (when the window is undocked).

Changing Radix (base) for the List Window


One common adjustment you can make to the List window display is to change the radix (base) of an object. To do this, choose **View > Signal Properties** from the main menu, which displays the List Signal Properties dialog box. [Figure 9-36](#) shows the list of radix types you can select in this dialog box.

Figure 9-36. List Signal Properties Dialog



The default radix type is symbolic, which means that for an enumerated type, the window lists the actual values of the enumerated type of that object. For the other radix types (binary, octal, decimal, unsigned, hexadecimal, ASCII, time), the object value is converted to an appropriate representation in that radix.

Changing the radix can make it easier to view information in the List window. Compare the image below (with decimal values) with the image in the section [List Window Overview](#) (with symbolic values).

Figure 9-37. Changing the Radix in the List Window


In addition to the List Signal Properties dialog box, you can also change the radix:

- Change the default radix for the current simulation using **Simulate > Runtime Options** (Main window)
- Change the default radix for the current simulation using the **radix** command.
- Change the default radix permanently by editing the **DefaultRadix** variable in the *modelsim.ini* file.

Saving the Window Format

By default all Wave and List window information is forgotten once you close the windows. If you want to restore the windows to a previously configured layout, you must save a window format file. Follow these steps:

1. Add the objects you want to the Wave or List window.
2. Edit and format the objects to create the view you want.
3. Save the format to a file by selecting **File > Save**. This opens the Save Format dialog, which allows you to save waveform formats in a *.do* file.

Figure 9-38. Save Format Dialog

To use the format file, start with a blank Wave or List window and run the DO file in one of two ways:

- Invoke the **do** command from the command line:

VSIM> do <my_format_file>

- Select **File > Load**.

Note


Window format files are design-specific. Use them only with the design you were simulating when they were created.

In addition, you can use the **write format restart** command to create a single *.do* file that will recreate all debug windows and breakpoints (see [Saving and Restoring Breakpoints](#)) when invoked with the **do** command in subsequent simulation runs. The syntax is:

write format restart <filename>

If the **ShutdownFile** *modelsim.ini* variable is set to this *.do* filename, it will call the **write format restart** command upon exit.

Printing and Saving Waveforms in the Wave window

You can print the waveform display or save it as an encapsulated postscript (EPS) file.

Saving a .eps Waveform File and Printing in UNIX

Select **File > Print Postscript** (Wave window) to print all or part of the waveform in the current Wave window in UNIX, or save the waveform as a *.eps* file on any platform (see also the **write wave** command).

Printing from the Wave Window on Windows Platforms

Select **File > Print** (Wave window) to print all or part of the waveform in the current Wave window, or save the waveform as a printer file (a Postscript file for Postscript printers).

Printer Page Setup

Select **File > Page setup** or click the Setup button in the Write Postscript or Print dialog box to define how the printed page will appear.

Saving List Window Data to a File

Select **File > Write List** in the List window to save the data in one of these formats:

- **Tabular** — writes a text file that looks like the window listing

ns	delta	/a	/b	/cin	/sum	/cout
0	+0	X	X	U	X	U
0	+1	0	1	0	X	U
2	+0	0	1	0	X	U

- **Events** — writes a text file containing transitions during simulation

```
@0 +0
/a X
/b X
/cin U
/sum X
/cout U
@0 +1
/a 0
/b 1
/cin 0
```

- **TSSI** — writes a file in standard TSSI format; see also, the [write tssi](#) command.

```
0 000000000000000010?????????
2 000000000000000010?????????1?
3 000000000000000010??????010
4 0000000000000000100000000010
100 00000010000000100000000010
```

You can also save List window output using the [write list](#) command.

Combining Objects into Buses


You can combine signals in the Wave or List window into buses. A bus is a collection of signals concatenated in a specific order to create a new virtual signal with a specific value. A virtual compare signal (the result of a comparison simulation) is not supported for combination with any other signal.

To combine signals into a bus, use one of the following methods:

- Select two or more signals in the Wave or List window and then choose **Tools > Combine Signals** from the menu bar. A virtual signal that is the result of a comparison simulation is not supported for combining with any other signal.
- Use the [virtual signal](#) command at the Main window command prompt.

In the illustration below, three signals have been combined to form a new bus called "Bus1." Note that the component signals are listed in the order in which they were selected in the Wave window. Also note that the value of the bus is made up of the values of its component signals, arranged in a specific order.


Figure 9-39. Signals Combined to Create Virtual Bus



Creating a Virtual Signal

The Wave window allows you to build Virtual Signals with the Virtual Signal Builder. The Virtual Signal Builder is accessed by selecting **Wave > Virtual Builder** when the Wave window is docked or selecting **Tools > Virtual Builder** when the Wave window is undocked.

Figure 9-40. Virtual Expression Builder




- The Name field allows you to enter the name of the new virtual signal.
- The Editor field is simply a regular text box. You can write directly to it, copy and paste or drag a signal from the Objects window, Locals window or the Wave window and drop it in the Editor field.
- The Operators field allows you to select from a list of operators. Simply double-click an operator to add it to the Editor field.
- The Clear button will clear the Editor field.
- The Add button will add the virtual signal to the wave window
- The Test button will test your virtual signal for proper operation.


Configuring New Line Triggering in the List Window

New line triggering refers to what events cause a new line of data to be added to the List window. By default ModelSim adds a new line for any signal change including deltas within a single unit of time resolution.

You can set new line triggering on a signal-by-signal basis or for the whole simulation. To set for a single signal, select **View > Signal Properties** from the List window menu bar (when the window is undocked) and select the **Triggers line** setting. Individual signal settings override global settings.

Figure 9-41. Line Triggering in the List Window

To modify new line triggering for the whole simulation, select **Tools > List Preferences** from the List window menu bar (when the window is undocked), or use the [configure](#) command. When you select **Tools > List Preferences**, the Modify Display Properties dialog appears:

Figure 9-42. Setting Trigger Properties


The following table summarizes the triggering options:

Table 9-8. Triggering Options

Option	Description
Deltas	Choose between displaying all deltas (Expand Deltas), displaying the value at the final delta (Collapse Delta). You can also hide the delta column all together (No Delta), however this will display the value at the final delta.
Strobe trigger	Specify an interval at which you want to trigger data display
Trigger gating	Use a gating expression to control triggering; see Using Gating Expressions to Control Triggering for more details

Using Gating Expressions to Control Triggering

Trigger gating controls the display of data based on an expression. Triggering is enabled once the gating expression evaluates to true. This setup behaves much like a hardware signal analyzer that starts recording data on a specified setup of address bits and clock edges.

Here are some points about gating expressions:


- Gating expressions affect the display of data but not acquisition of the data.
- The expression is evaluated when the List window would normally have displayed a row of data (given the other trigger settings).
- The duration determines for how long triggering stays enabled after the gating expression returns to false (0). The default of 0 duration will enable triggering only while the expression is true (1). The duration is expressed in x number of default timescale units.
- Gating is level-sensitive rather than edge-triggered.

Trigger Gating Example Using the Expression Builder

This example shows how to create a gating expression with the ModelSim Expression Builder. Here is the procedure:

1. Select **Tools > Window Preferences** from the List window menu bar (when the window is undocked) and select the Triggers tab.
2. Click the **Use Expression Builder** button.

Figure 9-43. Trigger Gating Using Expression Builder



3. Select the signal in the List window that you want to be the enable signal by clicking on its name in the header area of the List window.
4. Click **Insert Selected Signal** and then **'rising'** in the Expression Builder.
5. Click OK to close the Expression Builder.

You should see the name of the signal plus "rising" added to the Expression entry box of the Modify Display Properties dialog box.
6. Click **OK** to close the dialog.

If you already have simulation data in the List window, the display should immediately switch to showing only those cycles for which the gating signal is rising. If that isn't quite what you want, you can go back to the expression builder and play with it until you get it the way you want it.

If you want the enable signal to work like a "One-Shot" that would display all values for the next, say 10 ns, after the rising edge of enable, then set the **On Duration** value to **10 ns**.

Trigger Gating Example Using Commands

The following commands show the gating portion of a trigger configuration statement:

```
configure list -usegating 1
configure list -gateduration 100
configure list -gateexpr {/test_delta/iom_dd'rising}
```

See the [configure](#) command for more details.

Sampling Signals at a Clock Change

You easily can sample signals at a clock change using the [add list](#) command with the **-notrigger** argument. The **-notrigger** argument disables triggering the display on the specified signals. For example:

```
add list clk -notrigger a b c
```

When you run the simulation, List window entries for *clk*, *a*, *b*, and *c* appear only when *clk* changes.

If you want to display on rising edges only, you have two options:

1. Turn off the List window triggering on the clock signal, and then define a repeating strobe for the List window.
2. Define a "gating expression" for the List window that requires the clock to be in a specified state. See above.

Miscellaneous Tasks

Examining Waveform Values

You can use your mouse to display a dialog that shows the value of a waveform at a particular time. You can do this two ways:

- Rest your mouse pointer on a waveform. After a short delay, a dialog will pop-up that displays the value for the time at which your mouse pointer is positioned. If you'd prefer that this popup not display, it can be toggled off in the display properties. See [Setting Wave Window Display Preferences](#).
- Right-click a waveform and select **Examine**. A dialog displays the value for the time at which you clicked your mouse. This method works in the List window as well.

Displaying Drivers of the Selected Waveform

You can automatically display in the Dataflow window the drivers of a signal selected in the Wave window. You can do this three ways:

- Select a waveform and click the Show Drivers button on the toolbar. 
- Select a waveform and select Show Drivers from the shortcut menu
- Double-click a waveform edge (you can enable/disable this option in the display properties dialog; see [Setting Wave Window Display Preferences](#))

This operation opens the Dataflow window and displays the drivers of the signal selected in the Wave window. The Wave pane in the Dataflow window also opens to show the selected signal with a cursor at the selected time. The Dataflow window shows the signal(s) values at the current cursor position.

Sorting a Group of Objects in the Wave Window

Select **View > Sort** to sort the objects in the pathname and values panes.

Creating and Managing Breakpoints

ModelSim supports both signal (that is, when conditions) and file-line breakpoints. Breakpoints can be set from multiple locations in the GUI or from the command line.

Signal Breakpoints

Signal breakpoints (“when” conditions) instruct ModelSim to perform actions when the specified conditions are met. For example, you can break on a signal value or at a specific

simulator time (see the [when](#) command for additional details). When a breakpoint is hit, a message in the Main window transcript identifies the signal that caused the breakpoint.

Setting Signal Breakpoints with the when Command

Use the [when](#) command to set a signal breakpoint from the VSIM> prompt. For example,

```
when {errorFlag = '1' OR $now = 2 ms} {stop}
```


adds 2 ms to the simulation time at which the “when” statement is first evaluated, then stops. The white space between the value and time unit is required for the time unit to be understood by the simulator. See the [when](#) command in the Command Reference for more examples.

Setting Signal Breakpoints with the GUI


Signal breakpoints are most easily set in the [Objects Window](#) and the Wave window. Right-click a signal and select **Insert Breakpoint** from the context menu. A breakpoint is set on that signal and will be listed in the **Modify Breakpoints** dialog accessible by selecting **Tools > Breakpoints** from the Main menu bar.

Modifying Signal Breakpoints

You can modify signal breakpoints by selecting **Tools > Breakpoints** from the Main menus. This will open the Modify Breakpoints dialog ([Figure 9-44](#)), which displays a list of all breakpoints in the design.

Figure 9-44. Modifying the Breakpoints Dialog

When you select a signal breakpoint from the list and click the Modify button, the Signal Breakpoint dialog (Figure 9-45) opens, allowing you to modify the breakpoint.

Figure 9-45. Signal Breakpoint Dialog

File-Line Breakpoints

File-line breakpoints are set on executable lines in your source files. When the line is hit, the simulator stops and the Source window opens to show the line with the breakpoint. You can change this behavior by editing the `PrefSource(OpenOnBreak)` variable. See [Simulator GUI Preferences](#) for details on setting preference variables.

Setting File-Line Breakpoints Using the `bp` Command

Use the `bp` command to set a file-line breakpoint from the VSIM> prompt. For example:


bp top.vhd 147

sets a breakpoint in the source file *top.vhd* at line 147.

Setting File-Line Breakpoints Using the GUI

File-line breakpoints are most easily set using your mouse in the [Source Window](#). Position your mouse cursor in the line number column next to a red line number (which indicates an executable line) and click the left mouse button. A red ball denoting a breakpoint will appear ([Figure 9-46](#)).

Figure 9-46. Breakpoints in the Source Window



The breakpoints are toggles. Click the left mouse button on the red breakpoint marker to disable the breakpoint. A disabled breakpoint will appear as a black ball. Click the marker again to enable it.


Right-click the breakpoint marker to open a context menu that allows you to **Enable/Disable**, **Remove**, or **Edit** the breakpoint. Create the colored diamond; click again to disable or enable the breakpoint.

Modifying a File-Line Breakpoint

You can modify a file-line breakpoint by selecting **Tools > Breakpoints** from the Main menus. This will open the Modify Breakpoints dialog ([Figure 9-44](#)), which displays a list of all breakpoints in the design.

When you select a file-line breakpoint from the list and click the **Modify** button, the File Breakpoint dialog ([Figure 9-47](#)) opens, allowing you to modify the breakpoint.

Figure 9-47. File Breakpoint Dialog Box



Saving and Restoring Breakpoints

The **write format restart** command creates a single *.do* file that will recreate all debug windows, all file/line breakpoints, and all signal breakpoints created using the **when** command. The syntax is:

```
write format restart <filename>
```

If the **ShutdownFile modelsim.ini** variable is set to this *.do* filename, it will call the **write format restart** command upon exit.

The file created is primarily a list of **add list** or **add wave** commands, though a few other commands are included. This file may be invoked with the **do** command to recreate the window format on a subsequent simulation run.

Chapter 10

Debugging with the Dataflow Window

This chapter discusses how to use the Dataflow window for tracing signal values, browsing the physical connectivity of your design, and performing post-simulation debugging operations.


Dataflow Window Overview

The Dataflow window allows you to explore the "physical" connectivity of your design.

Note

 OEM versions of ModelSim have limited Dataflow functionality. Many of the features described below will operate differently. The window will show only one process and its attached signals or one signal and its attached processes, as displayed in [Figure 10-1](#).

Figure 10-1. The Dataflow Window (undocked) - ModelSim




Dataflow Usage Flow

The Dataflow window can be used to debug the design currently being simulated, or to perform post-simulation debugging of a design. ModelSim is able to create a database for use with post-

simulation debugging. The database is created at design load time, immediately after elaboration, and used later.

Figure 10-2 illustrates the current and post-sim usage flows for Dataflow debugging.

Figure 10-2. Dataflow Debugging Usage Flow



Post-Simulation Debug Flow Details

The post-sim debug flow for Dataflow analysis is most commonly used when performing simulations of large designs in simulation farms, where simulation results are gathered over extended periods and saved for analysis at a later date. In general, the process consists of two steps: creating the database and then using it. The details of each step are as follows:

Create the Post-Sim Debug Database

1. Compile the design using the `vlog` and/or `vcom` commands.
2. Load the design with the following commands:

```
vsim -debugDB=<db_pathname.dbg> -wlf <db_pathname.wlf> <design_name>
add log -r /*
```

Specify the post-simulation database file name with the **-debugDB=<db_pathname>** argument to the **vsim** command. If a database pathname is not specified, ModelSim creates a database with the file name *vsim.dbg* in the current working directory. This database contains dataflow connectivity information.

Specify the dataset that will contain the database with **-wlf <db_pathname>**. If a dataset name is not specified, the default name will be *vsim.wlf*.

The debug database and the dataset that contains it should have the same base name (**db_pathname**).

The add log -r /* command instructs ModelSim to save all signal values generated when the simulation is run.

3. Run the simulation.
4. Quit the simulation.

The **-debugDB=<db_pathname>** argument to the **vsim** command only needs to be used once after any structural changes to a design. After that, you can reuse the *vsim.dbg* file along with updated waveform files (*vsim.wlf*) to perform post simulation debug.

A structural change is any change that adds or removes nets or instances in the design, or changes any port/net associations. This also includes processes and primitive instances. Changes to behavioral code are not considered structural changes. ModelSim does not automatically detect structural changes. This must be done by the user.

Use the Post-Simulation Debug Database

1. Start ModelSim by typing **vsim** at a UNIX shell prompt; or double-click a ModelSim icon in Windows.
2. Select **File > Change Directory** and change to the directory where the post-simulation debug database resides.
3. Recall the post-simulation debug database with the following:

```
dataset open <db_pathname.wlf>
```

ModelSim opens the *.wlf* dataset and its associated debug database (*.dbg* file with the same basename), if it can be found. If ModelSim cannot find *db_pathname.dbg*, it will attempt to open *vsim.dbg*.

Common Tasks for Dataflow Debugging

Common tasks for current and post-simulation Dataflow debugging include:

- [Adding Objects to the Dataflow Window](#)
- [Exploring the Connectivity of the Design](#)
- [Exploring Designs with the Embedded Wave Viewer](#)
- [Tracing Events \(Causality\)](#)
- [Tracing the Source of an Unknown State \(StX\)](#)
- [Finding Objects by Name in the Dataflow Window](#)

Adding Objects to the Dataflow Window

You can use any of the following methods to add objects to the Dataflow window:

- drag and drop objects from other windows
- use the **Add > To Dataflow** menu options
- use the [add dataflow](#) command
- double-click any waveform in the Wave window display


The **Add > To Dataflow** menu offers four commands that will add objects to the window:

- **View region** — clear the window and display all signals from the current region
- **Add region** — display all signals from the current region without first clearing the window
- **View all nets** — clear the window and display all signals from the entire design
- **Add ports** — add port symbols to the port signals in the current region

When you view regions or entire nets, the window initially displays only the drivers of the added objects. You can easily view readers as well by selecting an object selecting **Expand net to readers** from the right-click popup menu.

The Dataflow window provides automatic indication of input signals that are included in the process sensitivity list. In [Figure 10-3](#) shows the gray dot next to the state of the input *clk* signal for the #ALWAYS#155 process. This indicates that the *clk* signal is in the sensitivity list for the process and will trigger process execution. Inputs without gray dots are read by the process but will not trigger process execution, and are not in the sensitivity list (will not change the output by themselves).

Figure 10-3. Gray Dot Indicates Input in Process Sensitivity List



Exploring the Connectivity of the Design

A primary use of the Dataflow window is exploring the "physical" connectivity of your design. One way of doing this is by expanding the view from process to process. This allows you to see the drivers/readers of a particular signal, net, or register.

You can expand the view of your design using menu commands or your mouse. To expand with the mouse, simply double click a signal, register, or process. Depending on the specific object you click, the view will expand to show the driving process and interconnect, the reading process and interconnect, or both.

Alternatively, you can select a signal, register, or net, and use one of the toolbar buttons or menu commands described in [Table 10-1](#).

Table 10-1. Icon and Menu Selections for Exploring Design Connectivity

	Expand net to all drivers display driver(s) of the selected signal, net, or register	Add > To Dataflow > Expand net to drivers
	Expand net to all drivers and readers display driver(s) and reader(s) of the selected signal, net, or register	Add > To Dataflow > Expand net
	Expand net to all readers display reader(s) of the selected signal, net, or register	Add > To Dataflow > Expand net to readers

As you expand the view, the layout of the design may adjust to show the connectivity more clearly. For example, the location of an input signal may shift from the bottom to the top of a process.

Limiting the Display of Readers

Some nets (such as a clock) in a design can have many readers. This can cause the display to draw numerous processes that you do not want to see when expanding the selected signal, net, or register. The dataflow display tests for the number of readers to be drawn and compares that number to a limit that you set in Dataflow Preferences (outputquerylimit). The default value of this limit is 100 (if you set outputquerylimit to 0, the test is not done). If this limit is exceeded, a dialog box asks whether you want all readers to be drawn. If you choose No, then no readers are displayed.

Note




This limit does not affect the display of drivers.

Tracking Your Path Through the Design

You can quickly traverse through many components in your design. To help mark your path, the objects that you have expanded are highlighted in green.

Figure 10-4. Green Highlighting Shows Your Path Through the Design



You can clear this highlighting using the **Edit > Erase highlight** command or by clicking the **Erase highlight** icon in the toolbar.



Exploring Designs with the Embedded Wave Viewer


Another way of exploring your design is to use the Dataflow window's embedded wave viewer. This viewer closely resembles, in appearance and operation, the stand-alone Wave window (see [Waveform Analysis](#) for more information).

The wave viewer is opened using the **Dataflow > Show Wave** menu selection or by clicking the **Show Wave** icon.



One common scenario is to place signals in the wave viewer and the Dataflow panes, run the design for some amount of time, and then use time cursors to investigate value changes. In other words, as you place and move cursors in the wave viewer pane (see [Measuring Time with Cursors in the Wave Window](#) for details), the signal values update in the Dataflow window.

Figure 10-5. Wave Viewer Displays Inputs and Outputs of Selected Process



Another scenario is to select a process in the Dataflow pane, which automatically adds to the wave viewer pane all signals attached to the process.

See [Tracing Events \(Causality\)](#) for another example of using the embedded wave viewer.

Tracing Events (Causality)

You can use the Dataflow window to trace an event to the cause of an unexpected output. This feature uses the Dataflow window's embedded wave viewer (see [Exploring Designs with the Embedded Wave Viewer](#) for more details). First, you identify an output of interest in the dataflow pane, then use time cursors in the wave viewer pane to identify events that contribute to the output.

The process for tracing events is as follows:


1. Log all signals before starting the simulation (**add log -r /***).
 2. After running a simulation for some period of time, open the Dataflow window and the wave viewer pane.
 3. Add a process or signal of interest into the dataflow pane (if adding a signal, find its driving process). Select the process and all signals attached to the selected process will appear in the wave viewer pane.
 4. Place a time cursor on an edge of interest; the edge should be on a signal that is an output of the process.
 5. Right-click and select **Trace Next Event**. 
- A second cursor is added at the most recent input event.
6. Keep selecting **Trace > Trace Next Event** until you've reached an input event of interest. Note that the signals with the events are selected in the wave viewer pane.
 7. Right-click and select **Trace Event Set**. 
- The Dataflow display "jumps" to the source of the selected input event(s). The operation follows all signals selected in the wave viewer pane. You can change which signals are followed by changing the selection.
8. To continue tracing, go back to step 5 and repeat.

If you want to start over at the originally selected output, right-click and select **Trace Event Reset**.

Tracing the Source of an Unknown State (StX)

Another useful Dataflow window debugging tool is the ability to trace an unknown state (StX) back to its source. Unknown values are indicated by red lines in the Wave window (Figure 10-6) and in the wave viewer pane of the Dataflow window.

Figure 10-6. Unknown States Shown as Red Lines in Wave Window



The procedure for tracing to the source of an unknown state in the Dataflow window is as follows:

1. Load your design.
2. Log all signals in the design or any signals that may possibly contribute to the unknown value (**log -r /*** will log all signals in the design).
3. Add signals to the Wave window or wave viewer pane, and run your design the desired length of time.
4. Put a Wave window cursor on the time at which the signal value is unknown (StX). In [Figure 10-6](#), Cursor 1 at time 2305 shows an unknown state on signal *t_out*.
5. Add the signal of interest to the Dataflow window by doing one of the following:
 - o double-click on the signal's waveform in the Wave window,
 - o right-click the signal in the Objects window and select **Add > to Dataflow > Selected Signals** from the popup menu,
 - o select the signal in the Objects window and select **Add > to Dataflow > Selected Signals** from the menu bar.
6. In the Dataflow window, make sure the signal of interest is selected.
7. Trace to the source of the unknown by doing one of the following:
 - o If the Dataflow window is docked, make one of the following menu selections:
Tools > Trace > TraceX,
Tools > Trace > TraceX Delay,

Tools > Trace > ChaseX, or
Tools > Trace > ChaseX Delay.

- If the Dataflow window is undocked, make one of the following menu selections:
Trace > TraceX,
Trace > TraceX Delay,
Trace > ChaseX, or
Trace > ChaseX Delay.

These commands behave as follows:

- **TraceX / TraceX Delay**— **TraceX** steps back to the last driver of an X value. **TraceX Delay** works similarly but it steps back in time to the last driver of an X value. **TraceX** should be used for RTL designs; **TraceX Delay** should be used for gate-level netlists with back annotated delays.
- **ChaseX / ChaseX Delay** — **ChaseX** jumps through a design from output to input, following X values. **ChaseX Delay** acts the same as **ChaseX** but also moves backwards in time to the point where the output value transitions to X. **ChaseX** should be used for RTL designs; **ChaseX Delay** should be used for gate-level netlists with back annotated delays.

Finding Objects by Name in the Dataflow Window

Select **Edit > Find** from the menu bar, or click the Find icon in the toolbar, to search for signal, net, or register names or an instance of a component. This opens the search toolbar at the bottom of the Dataflow window.



With the search toolbar you can limit the search by type to instances or signals. You select **Exact** to find an item that exactly matches the entry you've typed in the **Find** field. The **Match case** selection will enforce case-sensitive matching of your entry. And the **Zoom to** selection will zoom in to the item in the **Find** field.

The **Find All** button allows you to find and highlight all occurrences of the item in the **Find** field. If **Zoom to** is checked, the view will change such that all selected items are viewable. If **Zoom to** is not selected, then no change is made to zoom or scroll state.

Automatically Tracing All Paths Between Two Nets

This behavior is referred to as point-to-point tracing. It allows you to visualize all paths connecting two different nets in your dataflow.

Prerequisites

- This feature is available during a live simulation, not when performing post-simulation debugging.

Procedure


1. Select Source — Click on the net to be your source
2. Select Destination — Shift-click on the net to be your destination
3. Run point-to-point tracing — Right-click in the Dataflow window and select **Point to Point**.

Results

After beginning the point-to-point tracing, the Dataflow window highlights your design as shown in [Figure 10-7](#):

1. All objects become gray
2. The source net becomes yellow
3. The destination net becomes red
4. All intermediate processes and nets become orange.

Figure 10-7. Dataflow: Point-to-Point Tracing



Related Tasks

- Change the limit of highlighted processes — There is a limit of 400 processes that will be highlighted.
 - a. **Tools > Edit Preferences**

- b. By Name tab
- c. **Dataflow > p2plimit** option
- Remove the point-to-point tracing
 - a. Right-click in the Dataflow window
 - b. Erase Highlights
- Perform point-to-point tracing from the command line
 - a. Determine the names of the nets
 - b. Use the [add dataflow](#) command with the -connect switch, for example:

```
add data -connect /test_ringbuf/pseudo /test_ringbuf/ring_inst/txd
```

where */test_ringbuf/pseudo* is the source net and */test_ringbuf/ring_inst/txd* is the destination net.

Dataflow Concepts

This section provides an introduction to the following important Dataflow concepts:

- [Symbol Mapping](#)
- [Current vs. Post-Simulation Command Output](#)

Symbol Mapping

The Dataflow window has built-in mappings for all Verilog primitive gates (for example, AND, OR, and so forth). For components other than Verilog primitives, you can define a mapping between processes and built-in symbols. This is done through a file containing name pairs, one per line, where the first name is the concatenation of the design unit and process names, (DName.Processname), and the second name is the name of a built-in symbol. For example:

```
xorg(only).p1 XOR
org(only).p1 OR
andg(only).p1 AND
```

Entities and modules are mapped the same way:

```
AND1 AND
AND2 AND # A 2-input and gate
AND3 AND
AND4 AND
AND5 AND
AND6 AND
xnor(test) XNOR
```

Note that for primitive gate symbols, pin mapping is automatic.

The Dataflow window looks in the current working directory and inside each library referenced by the design for the file *dataflow.bsm* (.bsm stands for "Built-in Symbol Map"). It will read all files found.

User-Defined Symbols

You can also define your own symbols using an ASCII symbol library file format for defining symbol shapes. This capability is delivered via Concept Engineering's Nlview™ widget Symlib format.

The Dataflow window will search the current working directory, and inside each library referenced by the design, for the file *dataflow.sym*. Any and all files found will be given to the Nlview widget to use for symbol lookups. Again, as with the built-in symbols, the DU name and optional process name is used for the symbol lookup. Here's an example of a symbol for a full adder:

```
symbol adder(structural) * DEF \
    port a in -loc -12 -15 0 -15 \
    pinattrdsp @name -cl 2 -15 8 \
    port b in -loc -12 15 0 15 \
    pinattrdsp @name -cl 2 15 8 \
    port cin in -loc 20 -40 20 -28 \
    pinattrdsp @name -uc 19 -26 8 \
    port cout out -loc 20 40 20 28 \
    pinattrdsp @name -lc 19 26 8 \
    port sum out -loc 63 0 51 0 \
    pinattrdsp @name -cr 49 0 8 \
    path 10 0 0 7 \
    path 0 7 0 35 \
    path 0 35 51 17 \
    path 51 17 51 -17 \
    path 51 -17 0 -35 \
    path 0 -35 0 -7 \
    path 0 -7 10 0
```

Port mapping is done by name for these symbols, so the port names in the symbol definition must match the port names of the Entity|Module|Process (in the case of the process, it's the signal names that the process reads/writes).

Note



When you create or modify a symlib file, you must generate a file index. This index is how the Nlview widget finds and extracts symbols from the file. To generate the index, select **Tools > Create symlib index** (Dataflow window) and specify the symlib file. The file will be rewritten with a correct, up-to-date index.

Current vs. Post-Simulation Command Output


ModelSim includes **drivers** and **readers** commands that can be invoked from the command line to provide information about signals displayed in the Dataflow window. In live simulation

mode, the [drivers](#) and [readers](#) commands will provide both topological information and signal values. In post-simulation mode, however, these commands will provide only topological information. Driver and reader values are not saved in the post-simulation debug database.

Window vs. Pane

In this chapter we use the terms “window” and “pane.” “Window” is used when referring to the entire Dataflow window — whether docked in the Main window or undocked, “Pane” is used when referring to either the dataflow pane or the wave viewer pane, as shown in [Figure 10-8](#).

Figure 10-8. Dataflow Window and Panes



Dataflow Window Graphic Interface Reference

This section answers several common questions about using the Dataflow window’s graphic user interface:

- [What Can I View in the Dataflow Window?](#)
- [How is the Dataflow Window Linked to Other Windows?](#)
- [How Can I Print and Save the Display?](#)
- [How Do I Configure Window Options?](#)
- [How Do I Zoom and Pan the Display?](#)

What Can I View in the Dataflow Window?

The Dataflow window displays:

- processes
- signals, nets, and registers

The window has built-in mappings for all Verilog primitive gates (for example, AND, OR, and so forth). For components other than Verilog primitives, you can define a mapping between processes and built-in symbols. See [Symbol Mapping](#) for details.

How is the Dataflow Window Linked to Other Windows?

The Dataflow window is dynamically linked to other debugging windows and panes as described in [Table 10-2](#).

Table 10-2. Dataflow Window Links to Other Windows and Panes

Window	Link
Main Window	select a signal or process in the Dataflow window, and the structure tab updates if that object is in a different design unit
Processes Window	select a process in either window, and that process is highlighted in the other
Objects Window	select a design object in either window, and that object is highlighted in the other
Wave Window	trace through the design in the Dataflow window, and the associated signals are added to the Wave window
	move a cursor in the Wave window, and the values update in the Dataflow window
Source Window	select an object in the Dataflow window, and the Source window updates if that object is in a different source file


How Can I Print and Save the Display?

You can print the Dataflow window display from a saved .eps file in UNIX, or by simple menu selections in Windows. The Dataflow Page Setup dialog allows you to configure the display for printing.

Saving a .eps File and Printing the Dataflow Display from UNIX

With the Dataflow window active, select **File > Print Postscript** to setup and print the Dataflow display in UNIX, or save the waveform as a .eps file on any platform ([Figure 10-9](#)).


Figure 10-9. The Print Postscript Dialog



Printing from the Dataflow Display on Windows Platforms

With the Dataflow window active, select **File > Print** to print the Dataflow display or to save the display to a file ([Figure 10-10](#)).


Figure 10-10. The Print Dialog



Configure Page Setup

With the Dataflow window active, select **File > Page setup** to open the Dataflow Page Setup dialog (Figure 10-11). You can also open this dialog by clicking the Setup button in the Print Postscript dialog (Figure 10-9). This dialog allows you to configure page view, highlight, color mode, orientation, and paper options.

Figure 10-11. The Dataflow Page Setup Dialog




How Do I Configure Window Options?

You can configure several options that determine how the Dataflow window behaves. The settings affect only the current session.

Select **DataFlow > Dataflow Preferences > Options** to open the Dataflow Options dialog box.

Figure 10-12. Configuring Dataflow Options



How Do I Zoom and Pan the Display?

The Dataflow window offers tools for zooming and panning the display.

These zoom buttons are available from the Zoom toolbar:



Zoom In
zoom in by a factor
of two from the
current view



Zoom Out
zoom out by a
factor of two from
current view



Zoom Full
zoom out to view
the entire schematic

To zoom with the mouse, you can either use the middle mouse button or enter Zoom Mode by selecting **Dataflow > Zoom** and then use the left mouse button.

Four zoom options are possible by clicking and dragging in different directions:

- Down-Right: Zoom Area (In)
- Up-Right: Zoom Out (zoom amount is displayed at the mouse cursor)
- Down-Left: Zoom Selected

- Up-Left: Zoom Full

Panning with the Mouse

You can pan with the mouse in two ways:

- enter Pan Mode by selecting **Dataflow > Zoom > Pan** and then drag with the left mouse button to move the design
- hold down the <Ctrl> key and drag with the middle mouse button to move the design.

Panning with the Keyboard

- Arrow Keys — pans the window in the specified direction.
 - Unmodified — pans by a small amount.
 - Ctrl+<arrow key> — pans by a larger amount
 - Shift+<arrow key> — pans the view to the edge of the display

Chapter 11

Signal Spy

The Verilog language allows access to any signal from any other hierarchical block without having to route it via the interface. This means you can use hierarchical notation to either assign or determine the value of a signal in the design hierarchy from a test bench. This capability fails when a Verilog test bench attempts to reference a signal in a VHDL block or reference a signal in a Verilog block through a VHDL level of hierarchy.

This limitation exists because VHDL does not allow hierarchical notation. In order to reference internal hierarchical signals, you have to resort to defining signals in a global package and then utilize those signals in the hierarchical blocks in question. But, this requires that you keep making changes depending on the signals that you want to reference.

The Signal Spy procedures and system tasks overcome the aforementioned limitations. They allow you to monitor (spy), drive, force, or release hierarchical objects in a VHDL or mixed design.

The VHDL procedures are provided via the [VHDL Utilities Package \(util\)](#) within the *modelsim_lib* library. To access the procedures you would add lines like the following to your VHDL code:

```
library modelsim_lib;
use modelsim_lib.util.all;
```

The Verilog tasks and SystemC functions are available as built-in [System Tasks and Functions](#).

Table 11-1. Signal Spy Reference Comparison

Refer to:	VHDL procedures	Verilog system tasks	SystemC function
disable_signal_spy	disable_signal_spy()	\$disable_signal_spy()	disable_signal_spy()
enable_signal_spy	enable_signal_spy()	\$enable_signal_spy()	enable_signal_spy()
init_signal_driver	init_signal_driver()	\$init_signal_driver()	init_signal_driver()
init_signal_spy	init_signal_spy()	\$init_signal_spy()	init_signal_spy()
signal_force	signal_force()	\$signal_force()	signal_force()
signal_release	signal_release()	\$signal_release()	signal_release()

Designed for Test Benches

Signal Spy limits the portability of your code. HDL code with Signal Spy procedures or tasks works only in Questa and Modelsim. We therefore recommend using Signal Spy only in test benches, where portability is less of a concern, and the need for such a tool is more applicable.

SignalSpy Supported Types

SignalSpy supports the following SystemVerilog types and user-defined SystemC types.

- SystemVerilog types
 - All scalar and integer SV types (bit, logic, int, shortint, longint, integer, byte, both signed and unsigned variations of these types)
 - Real and Shortreal
 - User defined types (packed/unpacked structures including nested structures, packed/unpacked unions, enums)
 - Arrays and Multi-D arrays of all supported types.
- SystemC types
 - Primitive C floating point types (double, float)
 - User defined types (structures including nested structures, unions, enums)

Cross-language type-checks and mappings have been implemented to support these types across all the possible language combinations:

- SystemC-SystemVerilog
- SystemC-SystemC
- SystemC-VHDL
- VHDL-SystemVerilog
- SystemVerilog-SystemVerilog

In addition to referring to the complete signal, you can also address the bit-selects, field-selects and part-selects of the supported types. For example:

```
/top/myInst/my_record[2].my_field1[4].my_vector[8]
```

disable_signal_spy

This reference section describes the following:

- VHDL Procedure — disable_signal_spy()
- Verilog Task — \$disable_signal_spy()
- SystemC Function— disable_signal_spy()

The disable_signal_spy call disables the associated init_signal_spy. The association between the disable_signal_spy call and the init_signal_spy call is based on specifying the same *src_object* and *dest_object* arguments to both. The disable_signal_spy call can only affect init_signal_spy calls that had their *control_state* argument set to "0" or "1".

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

VHDL Syntax

```
disable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

Verilog Syntax

```
$disable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

SystemC Syntax

```
disable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

Returns

Nothing

Arguments

- **src_object**
Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal. This path should match the path that was specified in the init_signal_spy call that you wish to disable.
- **dest_object**
Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal. This path should match the path that was specified in the init_signal_spy call that you wish to disable.
- **verbose**
Optional integer. Specifies whether you want a message reported in the transcript stating that a disable occurred and the simulation time that it occurred.
0 — Does not report a message. Default.

Signal Spy
disable_signal_spy

1 — Reports a message.

Related procedures

[init_signal_spy](#), [enable_signal_spy](#)

Example

See [init_signal_spy Example](#) or [\\$init_signal_spy Example](#)

enable_signal_spy

This reference section describes the following:

- VHDL Procedure — enable_signal_spy()
- Verilog Task — \$enable_signal_spy()
- SystemC Function— enable_signal_spy()

The enable_signal_spy() call enables the associated init_signal_spy call. The association between the enable_signal_spy call and the init_signal_spy call is based on specifying the same src_object and dest_object arguments to both. The enable_signal_spy call can only affect init_signal_spy calls that had their control_state argument set to "0" or "1".

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

VHDL Syntax

```
enable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

Verilog Syntax

```
$enable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

SystemC Syntax

```
enable_signal_spy(<src_object>, <dest_object>, <verbose>)
```

Returns

Nothing

Arguments

- src_object
 - Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal. This path should match the path that was specified in the init_signal_spy call that you wish to enable.
- dest_object
 - Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal. This path should match the path that was specified in the init_signal_spy call that you wish to enable.
- verbose
 - Optional integer. Possible values are 0 or 1. Specifies whether you want a message reported in the transcript stating that an enable occurred and the simulation time that it occurred.
 - 0 — Does not report a message. Default.

Signal Spy
enable_signal_spy

1 — Reports a message.

Related tasks

[init_signal_spy](#), [disable_signal_spy](#)

Example

See [\\$init_signal_spy Example](#) or [init_signal_spy Example](#)

init_signal_driver

This reference section describes the following:

- VHDL Procedure — init_signal_driver()
- Verilog Task — \$init_signal_driver()
- SystemC Function— init_signal_driver()

The init_signal_driver() call drives the value of a VHDL signal, Verilog net, or SystemC (called the src_object) onto an existing VHDL signal or Verilog net (called the dest_object). This allows you to drive signals or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module(for example, a test bench).

Note

Destination SystemC signals are not supported.

The init_signal_driver procedure drives the value onto the destination signal just as if the signals were directly connected in the HDL code. Any existing or subsequent drive or force of the destination signal, by some other means, will be considered with the init_signal_driver value in the resolution of the signal.

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

Call only once

The init_signal_driver procedure creates a persistent relationship between the source and destination signals. Hence, you need to call init_signal_driver only once for a particular pair of signals. Once init_signal_driver is called, any change on the source signal will be driven on the destination signal until the end of the simulation.

For VHDL, we recommend that you place all init_signal_driver calls in a VHDL process. You need to code the VHDL process correctly so that it is executed only once. The VHDL process should not be sensitive to any signals and should contain only init_signal_driver calls and a simple wait statement. The process will execute once and then wait forever. See the example below.

For Verilog we recommend that you place all \$init_signal_driver calls in a Verilog initial block. See the example below.

VHDL Syntax

init_signal_driver(<src_object>, <dest_object>, <delay>, <delay_type>, <verbose>)

Verilog Syntax

\$init_signal_driver(<src_object>, <dest_object>, <delay>, <delay_type>, <verbose>)

SystemC Syntax

```
init_signal_driver(<src_object>, <dest_object>, <delay>, <delay_type>, <verbose>)
```

Returns

Nothing

Arguments

- **src_object**

Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal, Verilog net, or SystemC signal. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or ".". The path must be contained within double quotes.

- **dest_object**

Required string. A full hierarchical path (or relative downward path with reference to the calling block) to an existing VHDL signal or Verilog net. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or ".". The path must be contained within double quotes.

- **delay**

Optional time value. Specifies a delay relative to the time at which the src_object changes. The delay can be an inertial or transport delay. If no delay is specified, then a delay of zero is assumed.

- **delay_type**

Optional del_mode or integer. Specifies the type of delay that will be applied.

For the VHDL init_signal_driver Procedure, The value must be either:

mti_inertial (default)

mti_transport

For the Verilog \$init_signal_driver Task, The value must be either:

0 — inertial (default)

1 — transport

For the SystemC init_signal_driver Function, The value must be either:

0 — inertial (default)

1 — transport

- **verbose**

Optional integer. Possible values are 0 or 1. Specifies whether you want a message reported in the Transcript stating that the src_object is driving the dest_object.

0 — Does not report a message. Default.

1 — Reports a message.

Related procedures

[init_signal_spy](#), [signal_force](#), [signal_release](#)

Limitations

- For the VHDL init_signal_driver procedure, when driving a Verilog net, the only *delay_type* allowed is inertial. If you set the delay type to *mti_transport*, the setting will be ignored and the delay type will be *mti_inertial*.
- For the Verilog \$init_signal_driver task, when driving a Verilog net, the only *delay_type* allowed is inertial. If you set the delay type to 1 (transport), the setting will be ignored, and the delay type will be inertial.
- For the SystemC init_signal_driver function, when driving a Verilog net, the only *delay_type* allowed is inertial. If you set the delay type to 1 (transport), the setting will be ignored, and the delay type will be inertial.
- Any delays that are set to a value less than the simulator resolution will be rounded to the nearest resolution unit; no special warning will be issued.
- Verilog memories (arrays of registers) are not supported.

\$init_signal_driver Example

This example creates a local clock (*clk0*) and connects it to two clocks within the design hierarchy. The .../blk1/clk will match local *clk0* and a message will be displayed. The .../blk2/clk will match the local *clk0* but be delayed by 100 ps. For the second call to work, the .../blk2/clk must be a VHDL based signal, because if it were a Verilog net a 100 ps inertial delay would consume the 40 ps clock period. Verilog nets are limited to only inertial delays and thus the setting of 1 (transport delay) would be ignored.

```
`timescale 1 ps / 1 ps

module testbench;

reg clk0;

initial begin
    clk0 = 1;
    forever begin
        #20 clk0 = ~clk0;
    end
end

initial begin
    $init_signal_driver("clk0", "/testbench/uut/blk1/clk", , , 1);
    $init_signal_driver("clk0", "/testbench/uut/blk2/clk", 100, 1);
end

...
endmodule
```

init_signal_driver Example

This example creates a local clock (*clk0*) and connects it to two clocks within the design hierarchy. The .../blk1/clk will match local *clk0* and a message will be displayed. The *open* entries allow the default delay and delay_type while setting the verbose parameter to a 1. The .../blk2/clk will match the local *clk0* but be delayed by 100 ps.

```
library IEEE, modelsim_lib;
use IEEE.std_logic_1164.all;
use modelsim_lib.util.all;

entity testbench is
end;

architecture only of testbench is
    signal clk0 : std_logic;
begin
    gen_clk0 : process
    begin
        clk0 <= '1' after 0 ps, '0' after 20 ps;
        wait for 40 ps;
    end process gen_clk0;

    drive_sig_process : process
    begin
        init_signal_driver("clk0", "/testbench/uut/blk1/clk", open, open, 1);
        init_signal_driver("clk0", "/testbench/uut/blk2/clk", 100 ps,
                           mti_transport);
        wait;
    end process drive_sig_process;
    ...
end;
```

init_signal_spy

This reference section describes the following:

- VHDL Procedure — init_signal_spy()
- Verilog Task — \$init_signal_spy()
- SystemC Function— init_signal_spy()

The init_signal_spy() call mirrors the value of a VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the `src_object`) onto an existing VHDL signal, Verilog register, or SystemC signal (called the `dest_object`). This allows you to reference signals, registers, or nets at any level of hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).

The init_signal_spy call only sets the value onto the destination signal and does not drive or force the value. Any existing or subsequent drive or force of the destination signal, by some other means, will override the value that was set by init_signal_spy.

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

Call only once

The init_signal_spy call creates a persistent relationship between the source and destination signals. Hence, you need to call init_signal_spy once for a particular pair of signals. Once init_signal_spy is called, any change on the source signal will mirror on the destination signal until the end of the simulation unless the control_state is set.

However, you can place simultaneous read/write calls on the same signal using multiple init_signal_spy calls, for example:

```
init_signal_spy ( "/sc_top/sc_sig", "/top/hdl_INST/hdl_sig");
init_signal_spy ( "/top/hdl_INST/hdl_sig", "/sc_top/sc_sig");
```

The control_state determines whether the mirroring of values can be enabled/disabled and what the initial state is. Subsequent control of whether the mirroring of values is enabled/disabled is handled by the enable_signal_spy and disable_signal_spy calls.

For VHDL procedures, we recommend that you place all init_signal_spy calls in a VHDL process. You need to code the VHDL process correctly so that it is executed only once. The VHDL process should not be sensitive to any signals and should contain only init_signal_spy calls and a simple wait statement. The process will execute once and then wait forever, which is the desired behavior. See the example below.

For Verilog tasks, we recommend that you place all \$init_signal_spy tasks in a Verilog initial block. See the example below.

VHDL Syntax

```
init_signal_spy(<src_object>, <dest_object>, <verbose>, <control_state>)
```

Verilog Syntax

\$init_signal_spy(<src_object>, <dest_object>, <verbose>, <control_state>)

SystemC Syntax

init_signal_spy(<src_object>, <dest_object>, <verbose>, <control_state>)

Returns

Nothing

Arguments

- **src_object**
Required string. A full hierarchical path (or relative downward path with reference to the calling block) to a VHDL signal or SystemVerilog or Verilog register/net. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or "..". The path must be contained within double quotes.
- **dest_object**
Required string. A full hierarchical path (or relative downward path with reference to the calling block) to an existing VHDL signal or Verilog register. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or "..". The path must be contained within double quotes.
- **verbose**
Optional integer. Possible values are 0 or 1. Specifies whether you want a message reported in the Transcript stating that the src_object's value is mirrored onto the dest_object.
 - 0 — Does not report a message. Default.
 - 1 — Reports a message.
- **control_state**
Optional integer. Possible values are -1, 0, or 1. Specifies whether or not you want the ability to enable/disable mirroring of values and, if so, specifies the initial state.
 - 1 — no ability to enable/disable and mirroring is enabled. (default)
 - 0 — turns on the ability to enable/disable and initially disables mirroring.
 - 1 — turns on the ability to enable/disable and initially enables mirroring.

Related procedures

[init_signal_driver](#), [signal_force](#), [signal_release](#), [enable_signal_spy](#), [disable_signal_spy](#)

Limitations

- When mirroring the value of a SystemVerilog or Verilog register/net onto a VHDL signal, the VHDL signal must be of type bit, bit_vector, std_logic, or std_logic_vector.
- Verilog memories (arrays of registers) are not supported.

init_signal_spy Example

In this example, the value of */top/uut/inst1/sig1* is mirrored onto */top/top_sig1*. A message is issued to the transcript. The ability to control the mirroring of values is turned on and the *init_signal_spy* is initially enabled.

The mirroring of values will be disabled when *enable_sig* transitions to a '0' and enable when *enable_sig* transitions to a '1'.

```
library ieee;
library modelsim_lib;
use ieee.std_logic_1164.all;
use modelsim_lib.util.all;
entity top is
end;
architecture only of top is
    signal top_sig1 : std_logic;
begin
    ...
    spy_process : process
    begin
        init_signal_spy("/top/uut/inst1/sig1","/top/top_sig1",1,1);
        wait;
    end process spy_process;
    ...
    spy_enable_disable : process(enable_sig)
    begin
        if (enable_sig = '1') then
            enable_signal_spy("/top/uut/inst1/sig1","/top/top_sig1",0);
        elseif (enable_sig = '0')
            disable_signal_spy("/top/uut/inst1/sig1","/top/top_sig1",0);
        end if;
    end process spy_enable_disable;
    ...
end;
```

\$init_signal_spy Example

In this example, the value of *.top.uut.inst1.sig1* is mirrored onto *.top.top_sig1*. A message is issued to the transcript. The ability to control the mirroring of values is turned on and the *init_signal_spy* is initially enabled.

The mirroring of values will be disabled when *enable_reg* transitions to a '0' and enabled when *enable_reg* transitions to a '1'.

```
module top;
    ...
    reg top_sig1;
    reg enable_reg;
    ...
    initial
        begin
            $init_signal_spy(".top.uut.inst1.sig1",".top.top_sig1",1,1);
        end
    end
```

Signal Spy

init_signal_spy

```
always @ (posedge enable_reg)
begin
$enable_signal_spy(".top.uut.inst1.sig1",".top.top_sig1",0);
end
always @ (negedge enable_reg)
begin
$disable_signal_spy(".top.uut.inst1.sig1",".top.top_sig1",0);
end
...
endmodule
```

signal_force

This reference section describes the following:

- VHDL Procedure — signal_force()
- Verilog Task — \$signal_force()
- SystemC Function— signal_force()

The signal_force() call forces the value specified onto an existing VHDL signal, Verilog register or net, or SystemC signal (called the dest_object). This allows you to force signals, registers, or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).

A signal_force works the same as the [force](#) command with the exception that you cannot issue a repeating force. The force will remain on the signal until a signal_release, a force or release command, or a subsequent signal_force is issued. Signal_force can be called concurrently or sequentially in a process.

This command displays any signals using your [radix](#) setting (either the default, or as you specify) unless you specify the radix in the *value* you set.

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

VHDL Syntax

```
signal_force(<dest_object>, <value>, <rel_time>, <force_type>, <cancel_period>, <verbose>)
```

Verilog Syntax

```
$signal_force(<dest_object>, <value>, <rel_time>, <force_type>, <cancel_period>,
               <verbose>)
```

SystemC Syntax

```
signal_force(<dest_object>, <value>, <rel_time>, <force_type>, <cancel_period>, <verbose>)
```

Returns

Nothing

Arguments

- dest_object

Required string. A full hierarchical path (or relative downward path with reference to the calling block) to an existing VHDL signal, SystemVerilog or Verilog register/net or SystemC signal. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or ".". The path must be contained within double quotes.

- **value**

Required string. Specifies the value to which the dest_object is to be forced. The specified value must be appropriate for the type. The *value* can be a sequence of character literals or as a based number with a radix of 2, 8, 10 or 16. For example, the following values are equivalent for a signal of type bit_vector (0 to 3):

- 1111 — character literal sequence
- 2#1111 —binary radix
- 10#15— decimal radix
- 16#F — hexadecimal radix
- **rel_time**
Optional time. Specifies a time relative to the current simulation time for the force to occur. The default is 0.
- **force_type**
Optional forcetype or integer. Specifies the type of force that will be applied.
For the VHDL procedure, the value must be one of the following;

default — which is "freeze" for unresolved objects or "drive" for resolved objects
deposit
drive
freeze.

For the Verilog task, the value must be one of the following;

0 — default, which is "freeze" for unresolved objects or "drive" for resolved objects
1 — deposit
2 — drive
3 — freeze

For the SystemC function, the value must be one of the following;

0 — default, which is "freeze" for unresolved objects or "drive" for resolved objects
1 — deposit
2 — drive
3 — freeze

See the force command for further details on force type.

- **cancel_period**

Optional time or integer. Cancels the signal_force command after the specified period of time units. Cancellation occurs at the last simulation delta cycle of a time unit.

For the VHDL procedure, a value of zero cancels the force at the end of the current time period. Default is -1 ms. A negative value means that the force will not be cancelled.

For the Verilog task, A value of zero cancels the force at the end of the current time period. Default is -1. A negative value means that the force will not be cancelled.

For the SystemC function, A value of zero cancels the force at the end of the current time period. Default is -1. A negative value means that the force will not be cancelled.

- **verbose**

Optional integer. Possible values are 0 or 1. Specifies whether you want a message reported in the Transcript stating that the value is being forced on the dest_object at the specified time.

0 — Does not report a message. Default.

1 — Reports a message.

Related procedures

[init_signal_driver](#), [init_signal_spy](#), [signal_release](#)

Limitations

- You cannot force bits or slices of a register; you can force only the entire register.
- Verilog memories (arrays of registers) are not supported.

\$signal_force Example

This example forces *reset* to a "1" from time 0 ns to 40 ns. At 40 ns, *reset* is forced to a "0", 200000 ns after the second \$signal_force call was executed.

```
'timescale 1 ns / 1 ns

module testbench;

initial
begin
    $signal_force("/testbench/uut/blkl/reset", "1", 0, 3, , 1);
    $signal_force("/testbench/uut/blkl/reset", "0", 40, 3, 200000, 1);
end

...
endmodule
```

signal_force Example

This example forces *reset* to a "1" from time 0 ns to 40 ns. At 40 ns, *reset* is forced to a "0", 2 ms after the second signal_force call was executed.

If you want to skip parameters so that you can specify subsequent parameters, you need to use the keyword "open" as a placeholder for the skipped parameter(s). The first signal_force

procedure illustrates this, where an "open" for the cancel_period parameter means that the default value of -1 ms is used.

```
library IEEE, modelsim_lib;
use IEEE.std_logic_1164.all;
use modelsim_lib.util.all;

entity testbench is
end;

architecture only of testbench is
begin

    force_process : process
    begin
        signal_force("/testbench/uut/blk1/reset", "1", 0 ns, freeze, open, 1);
        signal_force("/testbench/uut/blk1/reset", "0", 40 ns, freeze, 2 ms,
1);
        wait;
    end process force_process;

    ...

end;
```

signal_release

This reference section describes the following:

- VHDL Procedure — signal_release()
- Verilog Task — \$signal_release()
- SystemC Function— signal_release()

The signal_release() call releases any force that was applied to an existing VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal (called the dest_object). This allows you to release signals, registers or nets at any level of the design hierarchy from within a VHDL architecture or Verilog or SystemC module (for example, a test bench).

A signal_release works the same as the [noforce](#) command. Signal_release can be called concurrently or sequentially in a process.

By default this command uses a forward slash (/) as a path separator. You can change this behavior with the [SignalSpyPathSeparator](#) variable in the *modelsim.ini* file.

VHDL Syntax

```
signal_release(<dest_object>, <verbose>)
```

Verilog Syntax

```
$signal_release(<dest_object>, <verbose>)
```

SystemC Syntax

```
signal_release(<dest_object>, <verbose>)
```

Returns

Nothing

Arguments

- dest_object

Required string. A full hierarchical path (or relative downward path with reference to the calling block) to an existing VHDL signal, SystemVerilog or Verilog register/net, or SystemC signal. Use the path separator to which your simulation is set (for example, "/" or "."). A full hierarchical path must begin with a "/" or ". ". The path must be contained within double quotes.

- verbose

Optional integer. Possible values are 0 or 1. Specifies whether you want a message reported in the Transcript stating that the signal is being released and the time of the release.

0 — Does not report a message. Default.

1 — Reports a message.

Related procedures

[init_signal_driver](#), [init_signal_spy](#), [signal_force](#)

Limitations

- You cannot release a bit or slice of a register; you can release only the entire register.

signal_release Example

This example releases any forces on the signals *data* and *clk* when the signal *release_flag* is a "1". Both calls will send a message to the transcript stating which signal was released and when.

```
library IEEE, modelsim_lib;
use IEEE.std_logic_1164.all;
use modelsim_lib.util.all;

entity testbench is
end;

architecture only of testbench is

    signal release_flag : std_logic;

begin

    stim_design : process
    begin
        ...
        wait until release_flag = '1';
        signal_release("/testbench/dut/blk1/data", 1);
        signal_release("/testbench/dut/blk1/clk", 1);
        ...
    end process stim_design;

    ...
end;
```

\$signal_release Example

This example releases any forces on the signals *data* and *clk* when the register *release_flag* transitions to a "1". Both calls will send a message to the transcript stating which signal was released and when.

```
module testbench;

reg release_flag;

always @ (posedge release_flag) begin
    $signal_release("/testbench/dut/blk1/data", 1);
    $signal_release("/testbench/dut/blk1/clk", 1);
end

...
endmodule
```

Chapter 12

Standard Delay Format (SDF) Timing Annotation

This chapter covers the ModelSim implementation of SDF (Standard Delay Format) timing annotation. Included are sections on VITAL SDF and Verilog SDF, plus troubleshooting.

Verilog and VHDL VITAL timing data can be annotated from SDF files by using the simulator's built-in SDF annotator.

Note

 SDF timing annotations can be applied only to your FPGA vendor's libraries; all other libraries will simulate without annotation.

Specifying SDF Files for Simulation

ModelSim supports SDF versions 1.0 through 4.0 (IEEE 1497), except the NETDELAY and LABEL statements. The simulator's built-in SDF annotator automatically adjusts to the version of the file. Use the following `vsim` command line options to specify the SDF files, the desired timing values, and their associated design instances:

```
-sdfmin [<instance>=<filename>
-sdftyp [<instance>=<filename>
-sdfmax [<instance>=<filename>
```

Any number of SDF files can be applied to any instance in the design by specifying one of the above options for each file. Use **-sdfmin** to select minimum, **-sdftyp** to select typical, and **-sdfmax** to select maximum timing values from the SDF file.

Instance Specification

The instance paths in the SDF file are relative to the instance to which the SDF is applied. Usually, this instance is an ASIC or FPGA model instantiated under a test bench. For example, to annotate maximum timing values from the SDF file *myasic.sdf* to an instance *u1* under a top-level named *testbench*, invoke the simulator as follows:

```
vsim -sdfmax /testbench/u1=myasic.sdf testbench
```


If the instance name is omitted then the SDF file is applied to the top-level. *This is usually incorrect* because in most cases the model is instantiated under a test bench or within a larger system level simulation. In fact, the design can have several models, each having its own SDF file. In this case, specify an SDF file for each instance. For example,

```
vsim -sdfmax /system/u1=asic1.sdf -sdfmax /system/u2=asic2.sdf system
```

SDF Specification with the GUI

As an alternative to the command line options, you can specify SDF files in the **Start Simulation** dialog box under the SDF tab.

Figure 12-1. SDF Tab in Start Simulation Dialog



You can access this dialog by invoking the simulator without any arguments or by selecting **Simulate > Start Simulation**.

For Verilog designs, you can also specify SDF files by using the \$sdf_annotation system task. See [\\$sdf_annotation](#) for more details.

Errors and Warnings

Errors issued by the SDF annotator while loading the design prevent the simulation from continuing, whereas warnings do not.

- Use either the `-sdfnoerror` or the `+nosdferror` option with `vsim` to change SDF errors to warnings so that the simulation can continue.

- Use either the `-sdfnowarn` or the `+nosdfwarn` option with `vsim` to suppress warning messages.

Another option is to use the **SDF** tab from the **Start Simulation** dialog box (Figure 12-1). Select **Disable SDF warnings** (`-sdfnowarn +nosdfwarn`) to disable warnings, or select **Reduce SDF errors to warnings** (`-sdfnoerror`) to change errors to warnings.

See [Troubleshooting](#) for more information on errors and warnings and how to avoid them.

VHDL VITAL SDF

VHDL SDF annotation works on VITAL cells only. The IEEE 1076.4 VITAL ASIC Modeling Specification describes how cells must be written to support SDF annotation. Once again, the designer does not need to know the details of this specification because the library provider has already written the VITAL cells and tools that create compatible SDF files. However, the following summary may help you understand simulator error messages. For additional VITAL specification information, see [VITAL Usage and Compliance](#).

SDF to VHDL Generic Matching

An SDF file contains delay and timing constraint data for cell instances in the design. The annotator must locate the cell instances and the placeholders (VHDL generics) for the timing data. Each type of SDF timing construct is mapped to the name of a generic as specified by the VITAL modeling specification. The annotator locates the generic and updates it with the timing value from the SDF file. It is an error if the annotator fails to find the cell instance or the named generic. The following are examples of SDF constructs and their associated generic names:

Table 12-1. Matching SDF to VHDL Generics

SDF construct	Matching VHDL generic name
(IOPATH a y (3))	<code>tpd_a_y</code>
(IOPATH (posedge clk) q (1) (2))	<code>tpd_clk_q_posedge</code>
(INTERCONNECT u1/y u2/a (5))	<code>tipd_a</code>
(SETUP d (posedge clk) (5))	<code>tsetup_d_clk_noedge_posedge</code>
(HOLD (negedge d) (posedge clk) (5))	<code>thold_d_clk_negedge_posedge</code>
(SETUPHOLD d clk (5) (5))	<code>tsetup_d_clk & thold_d_clk</code>
(WIDTH (COND (reset==1'b0) clk) (5))	<code>tpw_clk_reset_eq_0</code>

The SDF statement CONDELSE, when targeted for Vital cells, is annotated to a **tpd** generic of the form **tpd_<inputPort>_<outputPort>**.

Resolving Errors

If the simulator finds the cell instance but not the generic then an error message is issued. For example,

```
** Error (vsim-SDF-3240) myasic.sdf(18):  
Instance '/testbench/dut/u1' does not have a generic named 'tpd_a_y'
```

In this case, make sure that the design is using the appropriate VITAL library cells. If it is, then there is probably a mismatch between the SDF and the VITAL cells. You need to find the cell instance and compare its generic names to those expected by the annotator. Look in the VHDL source files provided by the cell library vendor.

If none of the generic names look like VITAL timing generic names, then perhaps the VITAL library cells are not being used. If the generic names do look like VITAL timing generic names but don't match the names expected by the annotator, then there are several possibilities:

- The vendor's tools are not conforming to the VITAL specification.
- The SDF file was accidentally applied to the wrong instance. In this case, the simulator also issues other error messages indicating that cell instances in the SDF could not be located in the design.
- The vendor's library and SDF were developed for the older VITAL 2.2b specification. This version uses different name mapping rules. In this case, invoke `vsim` with the `-vital2.2b` option:

```
vsim -vital2.2b -sdfmax /testbench/u1=myasic.sdf testbench
```

For more information on resolving errors see [Troubleshooting](#).

Verilog SDF

Verilog designs can be annotated using either the simulator command line options or the `$sdf_annotation` system task (also commonly used in other Verilog simulators). The command line options annotate the design immediately after it is loaded, but before any simulation events take place. The `$sdf_annotation` task annotates the design at the time it is called in the Verilog source code. This provides more flexibility than the command line options.

\$sdf_annotation

Syntax

```
$sdf_annotation
(["<sdf_file>"], [<instance>], ["<config_file>"], ["<log_file>"], ["<mtm_spec>"],
["<scale_factor>"], ["<scale_type>"]);
```

Arguments

- "<sdf_file>"
String that specifies the SDF file. Required.
- <instance>
Hierarchical name of the instance to be annotated. Optional. Defaults to the instance where the \$sdf_annotation call is made.
- "<config_file>"
String that specifies the configuration file. Optional. Currently not supported, this argument is ignored.
- "<log_file>"
String that specifies the logfile. Optional. Currently not supported, this argument is ignored.
- "<mtm_spec>"
String that specifies the delay selection. Optional. The allowed strings are "minimum", "typical", "maximum", and "tool_control". Case is ignored and the default is "tool_control". The "tool_control" argument means to use the delay specified on the command line by +mindelays, +typdelays, or +maxdelays (defaults to +typdelays).
- "<scale_factor>"
String that specifies delay scaling factors. Optional. The format is "<min_mult>:<typ_mult>:<max_mult>". Each multiplier is a real number that is used to scale the corresponding delay in the SDF file.
- "<scale_type>"
String that overrides the <mtm_spec> delay selection. Optional. The <mtm_spec> delay selection is always used to select the delay scaling factor, but if a <scale_type> is specified, then it will determine the min/typ/max selection from the SDF file. The allowed strings are "from_min", "from_minimum", "from_typ", "from_typical", "from_max", "from_maximum", and "from_mtm". Case is ignored, and the default is "from_mtm", which means to use the <mtm_spec> value.

Examples

Optional arguments can be omitted by using commas or by leaving them out if they are at the end of the argument list. For example, to specify only the SDF file and the instance to which it applies:

```
$sdf_annotation( "myasic.sdf", testbench.u1 );
```

To also specify maximum delay values:

```
$sdf_annotation( "myasic.sdf", testbench.u1, , , "maximum" );
```

SDF to Verilog Construct Matching

The annotator matches SDF constructs to corresponding Verilog constructs in the cells. Usually, the cells contain path delays and timing checks within specify blocks. For each SDF construct, the annotator locates the cell instance and updates each specify path delay or timing check that matches. An SDF construct can have multiple matches, in which case each matching specify statement is updated with the SDF timing value. SDF constructs are matched to Verilog constructs as follows.

- **IOPATH** is matched to specify path delays or primitives:

Table 12-2. Matching SDF IOPATH to Verilog

SDF	Verilog
(IOPATH (posedge clk) q (3) (4))	(posedge clk => q) = 0;
(IOPATH a y (3) (4))	buf u1 (y, a);

The IOPATH construct usually annotates path delays. If ModelSim can't locate a corresponding specify path delay, it returns an error unless you use the +sdf_iopath_to_prim_ok argument to **vsim**. If you specify that argument and the module contains no path delays, then all primitives that drive the specified output port are annotated.

- **INTERCONNECT** and **PORT** are matched to input ports:

Table 12-3. Matching SDF INTERCONNECT and PORT to Verilog

SDF	Verilog
(INTERCONNECT u1.y u2.a (5))	input a;
(PORT u2.a (5))	inout a;

Both of these constructs identify a module input or inout port and create an internal net that is a delayed version of the port. This is called a Module Input Port Delay (MIPD). All primitives, specify path delays, and specify timing checks connected to the original port are reconnected to the new MIPD net.

- **PATHPULSE** and **GLOBALPATHPULSE** are matched to specify path delays:

Table 12-4. Matching SDF PATHPULSE and GLOBALPATHPULSE to Verilog

SDF	Verilog
(PATHPULSE a y (5) (10))	(a => y) = 0;
(GLOBALPATHPULSE a y (30) (60))	(a => y) = 0;

If the input and output ports are omitted in the SDF, then all path delays are matched in the cell.

- **DEVICE** is matched to primitives or specify path delays:

Table 12-5. Matching SDF DEVICE to Verilog

SDF	Verilog
(DEVICE y (5))	and u1(y, a, b);
(DEVICE y (5))	(a => y) = 0; (b => y) = 0;

If the SDF cell instance is a primitive instance, then that primitive's delay is annotated. If it is a module instance, then all specify path delays are annotated that drive the output port specified in the DEVICE construct (all path delays are annotated if the output port is omitted). If the module contains no path delays, then all primitives that drive the specified output port are annotated (or all primitives that drive any output port if the output port is omitted).

SETUP is matched to \$setup and \$setuphold:

Table 12-6. Matching SDF SETUP to Verilog

SDF	Verilog
(SETUP d (posedge clk) (5))	\$setup(d, posedge clk, 0);
(SETUP d (posedge clk) (5))	\$setuphold(posedge clk, d, 0, 0);

- **HOLD** is matched to \$hold and \$setuphold:

Table 12-7. Matching SDF HOLD to Verilog

SDF	Verilog
(HOLD d (posedge clk) (5))	\$hold(posedge clk, d, 0);
(HOLD d (posedge clk) (5))	\$setuphold(posedge clk, d, 0, 0);

- **SETUPHOLD** is matched to \$setup, \$hold, and \$setuphold:

Table 12-8. Matching SDF SETUPHOLD to Verilog

SDF	Verilog
(SETUPHOLD d (posedge clk) (5) (5))	\$setup(d, posedge clk, 0);
(SETUPHOLD d (posedge clk) (5) (5))	\$hold(posedge clk, d, 0);
(SETUPHOLD d (posedge clk) (5) (5))	\$setuphold(posedge clk, d, 0, 0);

- **RECOVERY** is matched to \$recovery:

Table 12-9. Matching SDF RECOVERY to Verilog

SDF	Verilog
(RECOVERY (negedge reset) (posedge clk) (5))	\$recovery(negedge reset, posedge clk, 0);

- **REMOVAL** is matched to \$removal:

Table 12-10. Matching SDF REMOVAL to Verilog

SDF	Verilog
(REMOVAL (negedge reset) (posedge clk) (5))	\$removal(negedge reset, posedge clk, 0);

- **RECREM** is matched to \$recovery, \$removal, and \$recrem:

Table 12-11. Matching SDF RECREM to Verilog

SDF	Verilog
(RECREM (negedge reset) (posedge clk) (5) (5))	\$recovery(negedge reset, posedge clk, 0);
(RECREM (negedge reset) (posedge clk) (5) (5))	\$removal(negedge reset, posedge clk, 0);
(RECREM (negedge reset) (posedge clk) (5) (5))	\$recrem(negedge reset, posedge clk, 0);

- **SKEW** is matched to \$skew:

Table 12-12. Matching SDF SKEW to Verilog

SDF	Verilog
(SKEW (posedge clk1) (posedge clk2) (5))	\$skew(posedge clk1, posedge clk2, 0);

- **WIDTH** is matched to \$width:

Table 12-13. Matching SDF WIDTH to Verilog

SDF	Verilog
(WIDTH (posedge clk) (5))	\$width(posedge clk, 0);

- **PERIOD** is matched to \$period:

Table 12-14. Matching SDF PERIOD to Verilog

SDF	Verilog
(PERIOD (posedge clk) (5))	\$period(posedge clk, 0);

- **NOCHANGE** is matched to \$nochage:

Table 12-15. Matching SDF NOCHANGE to Verilog

SDF	Verilog
(NOCHANGE (negedge write) addr (5) (5))	\$nochage(negedge write, addr, 0, 0);

To see complete mappings of SDF and Verilog constructs, please consult IEEE Standard 1364-2005, Chapter 16 - Back Annotation Using the Standard Delay Format (SDF).

Optional Edge Specifications

Timing check ports and path delay input ports can have optional edge specifications. The annotator uses the following rules to match edges:

- A match occurs if the SDF port does not have an edge.
- A match occurs if the specify port does not have an edge.
- A match occurs if the SDF port edge is identical to the specify port edge.
- A match occurs if explicit edge transitions in the specify port edge overlap with the SDF port edge.

These rules allow SDF annotation to take place even if there is a difference between the number of edge-specific constructs in the SDF file and the Verilog specify block. For example, the Verilog specify block may contain separate setup timing checks for a falling and rising edge on data with respect to clock, while the SDF file may contain only a single setup check for both edges:

Table 12-16. Matching Verilog Timing Checks to SDF SETUP

SDF	Verilog
(SETUP data (posedge clock) (5))	\$setup(posedge data, posedge clk, 0);
(SETUP data (negedge clock) (5))	\$setup(negedge data, posedge clk, 0);

In this case, the cell accommodates more accurate data than can be supplied by the tool that created the SDF file, and both timing checks correctly receive the same value.

Likewise, the SDF file may contain more accurate data than the model can accommodate.

Table 12-17. SDF Data May Be More Accurate Than Model

SDF	Verilog
(SETUP (posedge data) (posedge clock) (4))	<code>\$setup(data, posedge clk, 0);</code>
(SETUP (negedge data) (posedge clock) (6))	<code>\$setup(data, posedge clk, 0);</code>

In this case, both SDF constructs are matched and the timing check receives the value from the last one encountered.

Timing check edge specifiers can also use explicit edge transitions instead of posedge and negedge. However, the SDF file is limited to posedge and negedge. For example,

Table 12-18. Matching Explicit Verilog Edge Transitions to Verilog

SDF	Verilog
(SETUP data (posedge clock) (5))	<code>\$setup(data, edge[01, 0x] clk, 0);</code>

The explicit edge specifiers are 01, 0x, 10, 1x, x0, and x1. The set of [01, 0x, x1] is equivalent to posedge, while the set of [10, 1x, x0] is equivalent to negedge. A match occurs if any of the explicit edges in the specify port match any of the explicit edges implied by the SDF port.

Optional Conditions

Timing check ports and path delays can have optional conditions. The annotator uses the following rules to match conditions:

- A match occurs if the SDF does not have a condition.
- A match occurs for a timing check if the SDF port condition is semantically equivalent to the specify port condition.
- A match occurs for a path delay if the SDF condition is lexically identical to the specify condition.

Timing check conditions are limited to very simple conditions, therefore the annotator can match the expressions based on semantics. For example,

Table 12-19. SDF Timing Check Conditions

SDF	Verilog
(SETUP data (COND (reset!=1) (posedge clock)) (5))	<code>\$setup(data, posedge clk && (reset==0),0);</code>

The conditions are semantically equivalent and a match occurs. In contrast, path delay conditions may be complicated and semantically equivalent conditions may not match. For example,

Table 12-20. SDF Path Delay Conditions

SDF	Verilog
(COND (r1 r2) (IOPATH clk q (5)))	if (r1 r2) (clk => q) = 5; // matches
(COND (r1 r2) (IOPATH clk q (5)))	if (r2 r1) (clk => q) = 5; // does not match

The annotator does not match the second condition above because the order of r1 and r2 are reversed.

Rounded Timing Values

The SDF **TIMESCALE** construct specifies time units of values in the SDF file. The annotator rounds timing values from the SDF file to the time precision of the module that is annotated. For example, if the SDF TIMESCALE is 1ns and a value of .016 is annotated to a path delay in a module having a time precision of 10ps (from the timescale directive), then the path delay receives a value of 20ps. The SDF value of 16ps is rounded to 20ps. Interconnect delays are rounded to the time precision of the module that contains the annotated MIPD.

SDF for Mixed VHDL and Verilog Designs

Annotation of a mixed VHDL and Verilog design is very flexible. VHDL VITAL cells and Verilog cells can be annotated from the same SDF file. This flexibility is available only by using the simulator's SDF command line options. The Verilog \$sdf_annotation system task can annotate Verilog cells only. See the [vsim](#) command for more information on SDF command line options.

Interconnect Delays

An interconnect delay represents the delay from the output of one device to the input of another. ModelSim can model single interconnect delays or multisource interconnect delays for Verilog, VHDL/VITAL, or mixed designs. See the [vsim](#) command for more information on the relevant command line arguments.

Timing checks are performed on the interconnect delayed versions of input ports. This may result in misleading timing constraint violations, because the ports may satisfy the constraint while the delayed versions may not. If the simulator seems to report incorrect violations, be sure to account for the effect of interconnect delays.

Disabling Timing Checks

ModelSim offers a number of options for disabling timing checks on a global basis. The table below provides a summary of those options. See the command and argument descriptions in the Reference Manual for more details.

Table 12-21. Disabling Timing Checks

Command and argument	Effect
vlog +notimingchecks	disables timing check system tasks for all instances in the specified Verilog design
vlog +nospecify	disables specify path delays and timing checks for all instances in the specified Verilog design
vsim +no_neg_tchk	disables negative timing check limits by setting them to zero for all instances in the specified design
vsim +no_notifier	disables the toggling of the notifier register argument of the timing check system tasks for all instances in the specified design
vsim +no_tchk_msg	disables error messages issued by timing check system tasks when timing check violations occur for all instances in the specified design
vsim +notimingchecks	disables Verilog and VITAL timing checks for all instances in the specified design; sets generic TimingChecksOn to FALSE for all VHDL Vital models with the Vital_level0 or Vital_level1 attribute. Setting this generic to FALSE disables the actual calls to the timing checks along with anything else that is present in the model's timing check block.
vsim +nospecify	disables specify path delays and timing checks for all instances in the specified design

Troubleshooting

Specifying the Wrong Instance

By far, the most common mistake in SDF annotation is to specify the wrong instance to the simulator's SDF options. The most common case is to leave off the instance altogether, which is the same as selecting the top-level design unit. This is generally wrong because the instance paths in the SDF are relative to the ASIC or FPGA model, which is usually instantiated under a top-level test bench. See [Instance Specification](#) for an example.

Simple examples for both a VHDL and a Verilog test bench are provided below. For simplicity, these test bench examples do nothing more than instantiate a model that has no ports.

VHDL Test Bench

```
entity testbench is end;
architecture only of testbench is
  component myasic
    end component;
begin
  dut : myasic;
end;
```

Verilog Test Bench

```
module testbench;
  myasic dut();
endmodule
```

The name of the model is *myasic* and the instance label is *dut*. For either test bench, an appropriate simulator invocation might be:

```
vsim -sdfmax /testbench/dut=myasic.sdf testbench
```

Optionally, you can leave off the name of the top-level:

```
vsim -sdfmax /dut=myasic.sdf testbench
```

The important thing is to select the instance for which the SDF is intended. If the model is deep within the design hierarchy, an easy way to find the instance name is to first invoke the simulator without SDF options, view the structure pane, navigate to the model instance, select it, and enter the [environment](#) command. This command displays the instance name that should be used in the SDF command line option.

Matching a Single Timing Check

SDF annotation of RECREM or SETUPHOLD matching only a single setup, hold, recovery, or removal timing check will result in a Warning message.

Mistaking a Component or Module Name for an Instance Label

Another common error is to specify the component or module name rather than the instance label. For example, the following invocation is wrong for the above test benches:

```
vsim -sdfmax /testbench/myasic=myasic.sdf testbench
```

This results in the following error message:

```
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/myasic'.
```

Forgetting to Specify the Instance

If you leave off the instance altogether, then the simulator issues a message for each instance path in the SDF that is not found in the design. For example,

```
vsim -sdfmax myasic.sdf testbench
```

Results in:

```
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/u1'
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/u2'
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/u3'
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/u4'
** Error (vsim-SDF-3250) myasic.sdf(0):
Failed to find INSTANCE '/testbench/u5'
** Warning (vsim-SDF-3432) myasic.sdf:
This file is probably applied to the wrong instance.
** Warning (vsim-SDF-3432) myasic.sdf:
Ignoring subsequent missing instances from this file.
```

After annotation is done, the simulator issues a summary of how many instances were not found and possibly a suggestion for a qualifying instance:

```
** Warning (vsim-SDF-3440) myasic.sdf:
Failed to find any of the 358 instances from this file.
** Warning (vsim-SDF-3442) myasic.sdf:
Try instance '/testbench/dut'. It contains all instance paths from this
file.
```

The simulator recommends an instance only if the file was applied to the top-level and a qualifying instance is found one level down.

Also see [Resolving Errors](#) for specific VHDL VITAL SDF troubleshooting.

Chapter 13

Value Change Dump (VCD) Files

The Value Change Dump (VCD) file format is supported for use by ModelSim and is specified in the IEEE 1364-2005 standard. A VCD file is an ASCII file that contains information about value changes on selected variables in the design stored by VCD system tasks. This includes header information, variable definitions, and variable value changes.

VCD is in common use for Verilog designs and is controlled by VCD system task calls in the Verilog source code. ModelSim provides equivalent commands for these system tasks and extends VCD support to SystemC and VHDL designs. You can use these ModelSim VCD commands on Verilog, VHDL, SystemC, or mixed designs.

Extended VCD supports Verilog and VHDL ports in a mixed-language design containing SystemC. However, extended VCD does not support SystemC ports in a mixed-language design.

If you need vendor-specific ASIC design-flow documentation that incorporates VCD, contact your ASIC vendor.

Creating a VCD File

ModelSim provides two general methods for creating a VCD file:

- [Four-State VCD File](#) — produces a four-state VCD file with variable changes in 0, 1, x, and z with no strength information.
- [Extended VCD File](#) — produces an extended VCD (EVCD) file with variable changes in all states and strength information and port driver data.

Both methods also capture port driver changes unless you filter them out with optional command-line arguments.

Four-State VCD File

First, compile and load the design:

```
% cd <installDir>/examples/tutorials/verilog/basicSimulation  
% vlib work  
% vlog counter.v tcounter.v  
% vopt test_counter +acc -o test_counter_opt  
% vsim test_counter_opt
```

Next, with the design loaded, specify the VCD file name with the [vcd file](#) command and add objects to the file with the [vcd add](#) command:

```
VSIM 1> vcd file myvcdfile.vcd
VSIM 2> vcd add /test_counter/dut/*
VSIM 3> run
VSIM 4> quit -f
```

Upon quitting the simulation, there will be a VCD file in the working directory.

Extended VCD File

First, compile and load the design:

```
% cd <installDir>/examples/tutorials/verilog/basicSimulation
% vlib work
% vlog counter.v tcounter.v
% vopt test_counter +acc -o test_counter_opt
% vsim test_counter_opt
```

Next, with the design loaded, specify the VCD file name and objects to add with the [vcd dumpports](#) command:

```
VSIM 1> vcd dumpports -file myvcdfile.vcd /test_counter/dut/*
VSIM 3> run
VSIM 4> quit -f
```

Upon quitting the simulation, there will be an extended VCD file called *myvcdfile.vcd* in the working directory.

Note



There is an internal limit to the number of ports that can be listed with the [vcd dumpports](#) command. If that limit is reached, use the [vcd add](#) command with the [-dumpports](#) option to name additional ports.

VCD Case Sensitivity

Verilog designs are case-sensitive, so ModelSim maintains case when it produces a VCD file. However, VHDL is not case-sensitive, so ModelSim converts all signal names to lower case when it produces a VCD file.

Using Extended VCD as Stimulus

You can use an extended VCD file as stimulus to re-simulate your design. There are two ways to do this:

1. Simulate the top level of a design unit with the input values from an extended VCD file.

2. Specify one or more instances in a design to be replaced with the output values from the associated VCD file.

Simulating with Input Values from a VCD File

When simulating with inputs from an extended VCD file, you can simulate only one design unit at a time. In other words, you can apply the VCD file inputs only to the top level of the design unit for which you captured port data.

The general procedure includes two steps:

1. Create a VCD file for a single design unit using the **vcd dumpports** command.
2. Resimulate the single design unit using the **-vcdstim** argument to **vsim**. Note that **-vcdstim** works only with VCD files that were created by a ModelSim simulation.

Example 13-1. Verilog Counter

First, create the VCD file for the single instance using **vcd dumpports**:

```
% cd <installDir>/examples/tutorials/verilog/basicSimulation
% vlib work
% vlog counter.v tcounter.v
% vopt test_counter +acc -o test_counter_opt
% vsim test_counter_opt +dumpports+nocollapse
VSIM 1> vcd dumpports -file counter.vcd /test_counter/dut/*
VSIM 2> run
VSIM 3> quit -f
```

Next, rerun the counter without the test bench, using the **-vcdstim** argument:

```
% vsim -vcdstim counter.vcd counter
VSIM 1> add wave /*
VSIM 2> run 200
```

Example 13-2. VHDL Adder

First, create the VCD file using **vcd dumpports**:

```
% cd <installDir>/examples/misc
% vlib work
% vcom gates.vhd adder.vhd stimulus.vhd
% vopt testbench2 +acc -o testbench2_opt
% vsim testbench2_opt +dumpports+nocollapse
VSIM 1> vcd dumpports -file addern.vcd /testbench2/uut/*
VSIM 2> run 1000
VSIM 3> quit -f
```

Next, rerun the adder without the test bench, using the **-vcdstim** argument:

```
% vsim -vcdstim addern.vcd addern -gn=8 -do "add wave /*; run 1000"
```

Example 13-3. Mixed-HDL Design

First, create three VCD files, one for each module:

```
% cd <installDir>/examples/tutorials/mixed/projects
% vlib work
% vlog cache.v memory.v proc.v
% vcom util.vhd set.vhd top.vhd
% vopt top +acc -o top_opt
% vsim top_opt +dumpports+nocollapse
VSIM 1> vcd dumpports -file proc.vcd /top/p/*
VSIM 2> vcd dumpports -file cache.vcd /top/c/*
VSIM 3> vcd dumpports -file memory.vcd /top/m/*
VSIM 4> run 1000
VSIM 5> quit -f
```

Next, rerun each module separately, using the captured VCD stimulus:

```
% vsim -vcdstim proc.vcd proc -do "add wave /*; run 1000"
VSIM 1> quit -f

% vsim -vcdstim cache.vcd cache -do "add wave /*; run 1000"
VSIM 1> quit -f

% vsim -vcdstim memory.vcd memory -do "add wave /*; run 1000"
VSIM 1> quit -f
```

Note



When using VCD files as stimulus, the VCD file format does not support recording of delta delay changes – delta delays are not captured and any delta delay ordering of signal changes is lost. Designs relying on this ordering may produce unexpected results.

Replacing Instances with Output Values from a VCD File

Replacing instances with output values from a VCD file lets you simulate without the instance's source or even the compiled object. The general procedure includes two steps:

1. Create VCD files for one or more instances in your design using the [vcd dumpports](#) command. If necessary, use the [-vcdstim](#) switch to handle port order problems (see below).
2. Re-simulate your design using the [-vcdstim <instance>=<filename>](#) argument to [vsim](#). Note that this works only with VCD files that were created by a ModelSim simulation.

Example 13-4. Replacing Instances

In the following example, the three instances */top/p*, */top/c*, and */top/m* are replaced in simulation by the output values found in the corresponding VCD files.

First, create VCD files for all instances you want to replace:

```
vcd dumpports -vcdstim -file proc.vcd /top/p/*
vcd dumpports -vcdstim -file cache.vcd /top/c/*
vcd dumpports -vcdstim -file memory.vcd /top/m/*
run 1000
```

Next, simulate your design and map the instances to the VCD files you created:

```
vsim top_opt -vcdstim /top/p=proc.vcd -vcdstim /top/c=cache.vcd
-vcdstim /top/m=memory.vcd
quit -f
```

Note

 When using VCD files as stimulus, the VCD file format does not support recording of delta delay changes – delta delays are not captured and any delta delay ordering of signal changes is lost. Designs relying on this ordering may produce unexpected results.

Port Order Issues

The -vcdstim argument to the [vcd dumpports](#) command ensures the order that port names appear in the VCD file matches the order that they are declared in the instance's module or entity declaration. Consider the following module declaration:

```
module proc(clk, addr, data, rw, strb, rdy);
    input clk, rdy;
    output addr, rw, strb;
    inout data;
```

The order of the ports in the module line (clk, addr, data, ...) does not match the order of those ports in the input, output, and inout lines (clk, rdy, addr, ...). In this case the -vcdstim argument to the [vcd dumpports](#) command needs to be used.

In cases where the order is the same, you do not need to use the -vcdstim argument to [vcd dumpports](#). Also, module declarations of the form:

```
module proc(input clk, output addr, inout data, ...)
```

do not require use of the argument.

VCD Commands and VCD Tasks

ModelSim VCD commands map to IEEE Std 1364 VCD system tasks and appear in the VCD file along with the results of those commands. The table below maps the VCD commands to their associated tasks.

Table 13-1. VCD Commands and SystemTasks

VCD commands	VCD system tasks
vcd add	\$dumpvars

Table 13-1. VCD Commands and SystemTasks (cont.)

VCD commands	VCD system tasks
vcd checkpoint	\$dumpall
vcd file	\$dumpfile
vcd flush	\$dumpflush
vcd limit	\$dumplimit
vcd off	\$dumpoff
vcd on	\$dumpon

ModelSim also supports extended VCD (dumports system tasks). The table below maps the VCD dumports commands to their associated tasks.

Table 13-2. VCD Dumport Commands and System Tasks

VCD dumports commands	VCD system tasks
vcd dumports	\$dumports
vcd dumportsall	\$dumportsall
vcd dumportsflush	\$dumportsflush
vcd dumportslimit	\$dumportslimit
vcd dumpportsoff	\$dumpportsoff
vcd dumpportson	\$dumpportson

ModelSim supports multiple VCD files. This functionality is an extension of the IEEE Std 1364-2005 specification. The tasks behave the same as the IEEE equivalent tasks such as \$dumpfile, \$dumpvar, and so forth. The difference is that \$fdumpfile can be called multiple times to create more than one VCD file, and the remaining tasks require a filename argument to associate their actions with a specific file.

Table 13-3. VCD Commands and System Tasks for Multiple VCD Files

VCD commands	VCD system tasks
vcd add -file <filename>	\$fdumpvars
vcd checkpoint <filename>	\$fdumpall
vcd files <filename>	\$fdumpfile
vcd flush <filename>	\$fdumpflush
vcd limit <filename>	\$fdumplimit
vcd off <filename>	\$fdumpoff
vcd on <filename>	\$fdumpon

Using VCD Commands with SystemC

VCD commands are supported for the following SystemC signals:

```
sc_signal<T>
sc_signal_resolved
sc_signal_rv<N>
```

VCD commands are supported for the following SystemC signal ports:

```
sc_in<T>
sc_out<T>
sc_inout<T>
sc_in_resolved
sc_out_resolved
sc inout_resolved
sc_in_rv<N>
sc_out_rv<N>
sc inout_rv<N>
```

<T> can be any of types shown in [Table 13-4](#).

Table 13-4. SystemC Types

unsigned char	char	sc_int
unsigned short	short	sc_uint
unsigned int	int	sc_bigint
unsigned long	float	sc_biguint
unsigned long long	double	sc_signed
	enum	sc_unsigned
		sc_logic
		sc_bit
		sc_bv
		sc_lv

Unsupported types are the SystemC fixed point types, class, structures and unions.

Compressing Files with VCD Tasks

ModelSim can produce compressed VCD files using the **gzip** compression algorithm. Since we cannot change the syntax of the system tasks, we act on the extension of the output file name. If you specify a **.gz** extension on the filename, ModelSim will compress the output.

VCD File from Source to Output

The following example shows the VHDL source, a set of simulator commands, and the resulting VCD output.

VHDL Source Code

The design is a simple shifter device represented by the following VHDL source code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SHIFTER_MOD is
    port (CLK, RESET, data_in    : IN STD_LOGIC;
          Q : inout STD_LOGIC_VECTOR(8 downto 0));
END SHIFTER_MOD ;

architecture RTL of SHIFTER_MOD is
begin
    process (CLK,RESET)
    begin
        if (RESET = '1') then
            Q <= (others => '0') ;
        elsif (CLK'event and CLK = '1') then
            Q <= Q(Q'left - 1 downto 0) & data_in ;
        end if ;
    end process ;
end ;
```

VCD Simulator Commands

At simulator time zero, the designer executes the following commands:

```
vcd file output.vcd
vcd add -r *
force reset 1 0
force data_in 0 0
force clk 0 0
run 100
force clk 1 0, 0 50 -repeat 100
run 100
vcd off
force reset 0 0
force data_in 1 0
run 100
vcd on
run 850
force reset 1 0
run 50
vcd checkpoint
quit -sim
```

VCD Output

The VCD file created as a result of the preceding scenario would be called *output.vcd*. The following pages show how it would look.

```
$date $end #700
    Thu Sep 18 #100 1!
11:07:43 2003 1! 1(
$end #150 #750
$version 0! 0!
    <Tool> Version #200 #800
<version> 1! 1!
$end $dumpoff 1' 1'
$timescale x! #850
    1ns x" 0!
$end x# #900
$scope module x$ 1!
shifter_mod $end x% 1&
$var wire 1 ! clk x& #950
$end x' 0!
$var wire 1 " reset x( #1000
$end x) 1!
$var wire 1 # data_in x* 1%
$end x+ #1050
$var wire 1 $ q [8] x, 0!
$end $end #1100
$var wire 1 % q [7] #300 1!
$end $dumpon 1$ #1150
$var wire 1 & q [6] 1! 0!
$end 0" 0!
$var wire 1 ' q [5] 1# 1"
$end 0$ 0,
$var wire 1 ( q [4] 0% 0+
$end 0& 0*
$var wire 1 ) q [3] 0' 0)
$end 0( 0(
$var wire 1 * q [2] 0) 0'
$end 0* 0&
$var wire 1 + q [1] 0+ 0%
$end 1, 0$
$var wire 1 , q [0] $end #1200
$end #350 1!
$upscope $end 0! $dumpall
$Enddefinitions $end #400 1!
#0 1! 1"
$dumpvars 1+ 1#
0! #450 0$ 0%
1" 0! 0%
0# #500 0&
0$ 1! 0'
0% 1* 0(
0& #550 0)
0' 0! 0*
0( #600 0+
0) 1! 0,
0* 1) $end
0+ #650 0!
0,
```

VCD to WLF

The ModelSim [vcd2wlf](#) command is a utility that translates a *.vcd* file into a *.wlf* file that can be displayed in ModelSim using the **vsim -view** argument. This command only works on VCD files containing positive time values.

Capturing Port Driver Data

Some ASIC vendors' toolkits read a VCD file format that provides details on port drivers. This information can be used, for example, to drive a tester. For more information on a specific toolkit, refer to the ASIC vendor's documentation.

In ModelSim use the [vcd dumpports](#) command to create a VCD file that captures port driver data. Each time an external or internal port driver changes values, a new value change is recorded in the VCD file with the following format:

```
p<state> <0 strength> <1 strength> <identifier_code>
```

Driver States

[Table 13-5](#) shows the driver states recorded as TSSI states if the direction is known.

Table 13-5. Driver States

Input (testfixture)	Output (dut)
D low	L low
U high	H high
N unknown	X unknown
Z tri-state	T tri-state
d low (two or more drivers active)	l low (two or more drivers active)
u high (two or more drivers active)	h high (two or more drivers active)

If the direction is unknown, the state will be recorded as one of the following:

Table 13-6. State When Direction is Unknown

Unknown direction
0 low (both input and output are driving low)
1 high (both input and output are driving high)
? unknown (both input and output are driving unknown)

Table 13-6. State When Direction is Unknown (cont.)

Unknown direction
F three-state (input and output unconnected)
A unknown (input driving low and output driving high)
a unknown (input driving low and output driving unknown)
B unknown (input driving high and output driving low)
b unknown (input driving high and output driving unknown)
C unknown (input driving unknown and output driving low)
c unknown (input driving unknown and output driving high)
f unknown (input and output three-stated)

Driver Strength

The recorded 0 and 1 strength values are based on Verilog strengths:

Table 13-7. Driver Strength

Strength	VHDL std_logic mappings
0 highz	'Z'
1 small	
2 medium	
3 weak	
4 large	
5 pull	'W','H','L'
6 strong	'U','X','0','1','-'
7 supply	

Identifier Code

The <identifier_code> is an integer preceded by < that starts at zero and is incremented for each port in the order the ports are specified. Also, the variable type recorded in the VCD header is "port".

Resolving Values

The resolved values written to the VCD file depend on which options you specify when creating the file.

Default Behavior

By default, ModelSim generates VCD output according to the *IEEE Standard for Verilog® Hardware Description Language*, IEEE 1364™-2005. This standard states that the values 0 (both input and output are active with value 0) and 1 (both input and output are active with value 1) are conflict states. The standard then defines two strength ranges:

- Strong: strengths 7, 6, and 5
- Weak: strengths 4, 3, 2, 1

The rules for resolving values are as follows:

- If the input and output are driving the same value with the same range of strength, the resolved value is 0 or 1, and the strength is the stronger of the two.
- If the input is driving a strong strength and the output is driving a weak strength, the resolved value is D, d, U or u, and the strength is the strength of the input.
- If the input is driving a weak strength and the output is driving a strong strength, the resolved value is L, l, H or h, and the strength is the strength of the output.

Extended Data Type for VHDL (`vl_logic`)

Mentor Graphics has created an additional VHDL data type for use in mixed-language designs, in case you need access to the full Verilog state set. The `vl_logic` type is an enumeration that defines the full set of VHDL values for Verilog nets, as defined for Logic Strength Modeling in IEEE 1364™-2005.

This specification defines the following driving strengths for signals propagated from gate outputs and continuous assignment outputs:

Supply, Strong, Pull, Weak, HiZ

This specification also defines three charge storage strengths for signals originating in the trireg net type:

Large, Medium, Small

Each of these strengths can assume a strength level ranging from 0 to 7 (expressed as a binary value from 000 to 111), combined with the standard four-state values of 0, 1, X, and Z. This results in a set of 256 strength values, which preserves Verilog strength values going through the VHDL portion of the design and allows a VCD in extended format for any downstream application.

The `vl_logic` type is defined in the following file installed with ModelSim, where you can view the 256 strength values:

```
<install_dir>/vhdl_src/verilog/vltypes.vhd
```

This location is a pre-compiled **verilog** library provided in your installation directory, along with the other pre-compiled libraries (**std** and **ieee**).

Note



The Wave window display and WLF do not support the full range of `vl_logic` values for VHDL signals.

Ignoring Strength Ranges

You may wish to ignore strength ranges and have ModelSim handle each strength separately. Any of the following options will produce this behavior:

- Use the `-no_strength_range` argument to the [vcd dumpports](#) command
- Use an optional argument to `$dumpports` (see [Extended \\$dumpports Syntax](#) below)
- Use the `+dumpports+no_strength_range` argument to [vsim](#) command

In this situation, ModelSim reports strengths for both the zero and one components of the value if the strengths are the same. If the strengths are different, ModelSim reports only the “winning” strength. In other words, the two strength values either match (for example, `pA 5 5 !`) or the winning strength is shown and the other is zero (for instance, `pH 0 5 !`).

Extended \$dumpports Syntax

ModelSim extends the `$dumpports` system task in order to support exclusion of strength ranges. The extended syntax is as follows:

```
$dumpports (scope_list, file_pathname, ncsim_file_index, file_format)
```

The `nc_sim_index` argument is required yet ignored by ModelSim. It is required only to be compatible with NCSim’s argument list.

The `file_format` argument accepts the following values or an ORed combination thereof (see examples below):

Table 13-8. Values for file_format Argument

File_format value	Meaning
0	Ignore strength range
2	Use strength ranges; produces IEEE 1364-compliant behavior

Table 13-8. Values for file_format Argument (cont.)

File_format value	Meaning
4	Compress the EVCD output
8	Include port direction information in the EVCD file header; same as using -direction argument to vcd dumpports

Here are some examples:

```
// ignore strength range
$dumports(top, "filename", 0, 0)
// compress and ignore strength range
$dumports(top, "filename", 0, 4)
// print direction and ignore strength range
$dumports(top, "filename", 0, 8)
// compress, print direction, and ignore strength range
$dumports(top, "filename", 0, 12)
```

Example 13-5. VCD Output from vcd dumpports

This example demonstrates how **vcd dumpports** resolves values based on certain combinations of driver values and strengths and whether or not you use strength ranges. [Table 13-9](#) is sample driver data.

Table 13-9. Sample Driver Data

time	in value	out value	in strength value (range)	out strength value (range)
0	0	0	7 (strong)	7 (strong)
100	0	0	6 (strong)	7 (strong)
200	0	0	5 (strong)	7 (strong)
300	0	0	4 (weak)	7 (strong)
900	1	0	6 (strong)	7 (strong)
27400	1	1	5 (strong)	4 (weak)
27500	1	1	4 (weak)	4 (weak)
27600	1	1	3 (weak)	4 (weak)

Given the driver data above and use of 1364 strength ranges, here is what the VCD file output would look like:

Value Change Dump (VCD) Files Capturing Port Driver Data

```
#0
p0 7 0 <0
#100
p0 7 0 <0
#200
p0 7 0 <0
#300
pL 7 0 <0
#900
pB 7 6 <0
#27400
pU 0 5 <0
#27500
p1 0 4 <0
#27600
p1 0 4 <0
```

Chapter 14

Tcl and Macros (DO Files)

Tcl is a scripting language for controlling and extending ModelSim. Within ModelSim you can develop implementations from Tcl scripts without the use of C code. Because Tcl is interpreted, development is rapid; you can generate and execute Tcl scripts “on the fly” without stopping to recompile or restart ModelSim. In addition, if ModelSim does not provide the command you need, you can use Tcl to create your own commands.

Tcl Features

Using Tcl with ModelSim gives you these features:

- command history (like that in C shells)
- full expression evaluation and support for all C-language operators
- a full range of math and trig functions
- support of lists and arrays
- regular expression pattern matching
- procedures
- the ability to define your own commands
- command substitution (that is, commands may be nested)
- robust scripting language for macros

Tcl References

For quick reference information on Tcl, choose the following from the ModelSim main menu:

Help > Tcl Man Pages

In addition, the following books provide more comprehensive usage information on Tcl:

- *Tcl and the Tk Toolkit* by John K. Ousterhout, published by Addison-Wesley Publishing Company, Inc.
- *Practical Programming in Tcl and Tk* by Brent Welch, published by Prentice Hall.

Tcl Commands

For complete information on Tcl commands, select **Help > Tcl Man Pages**. Also see [Simulator GUI Preferences](#) for information on Tcl preference variables.

ModelSim command names that conflict with Tcl commands have been renamed or have been replaced by Tcl commands, as shown in [Table 14-1](#).

Table 14-1. Changes to ModelSim Commands

Previous ModelSim command	Command changed to (or replaced by)
continue	run with the -continue option
format list wave	write format with either list or wave specified
if	replaced by the Tcl if command, see If Command Syntax for more information
list	add list
nolist nowave	delete with either list or wave specified
set	replaced by the Tcl set command
source	vsource
wave	add wave

Tcl Command Syntax

The following eleven rules define the syntax and semantics of the Tcl language. Additional details on [If Command Syntax](#).

1. A Tcl script is a string containing one or more commands. Semi-colons and newlines are command separators unless quoted as described below. Close brackets ("]") are command terminators during command substitution (see below) unless quoted.
2. A command is evaluated in two steps. First, the Tcl interpreter breaks the command into words and performs substitutions as described below. These substitutions are performed in the same way for all commands. The first word is used to locate a command procedure to carry out the command, then all of the words of the command are passed to the command procedure. The command procedure is free to interpret each of its words in any way it likes, such as an integer, variable name, list, or Tcl script. Different commands interpret their words differently.
3. Words of a command are separated by white space (except for newlines, which are command separators).
4. If the first character of a word is a double-quote ("") then the word is terminated by the next double-quote character. If semi-colons, close brackets, or white space characters

(including newlines) appear between the quotes then they are treated as ordinary characters and included in the word. Command substitution, variable substitution, and backslash substitution are performed on the characters between the quotes as described below. The double-quotes are not retained as part of the word.

5. If the first character of a word is an open brace ({}) then the word is terminated by the matching close brace ({}). Braces nest within the word: for each additional open brace there must be an additional close brace (however, if an open brace or close brace within the word is quoted with a backslash then it is not counted in locating the matching close brace). No substitutions are performed on the characters between the braces except for backslash-newline substitutions described below, nor do semi-colons, newlines, close brackets, or white space receive any special interpretation. The word will consist of exactly the characters between the outer braces, not including the braces themselves.
6. If a word contains an open bracket ([]) then Tcl performs command substitution. To do this it invokes the Tcl interpreter recursively to process the characters following the open bracket as a Tcl script. The script may contain any number of commands and must be terminated by a close bracket (]). The result of the script (that is, the result of its last command) is substituted into the word in place of the brackets and all of the characters between them. There may be any number of command substitutions in a single word. Command substitution is not performed on words enclosed in braces.
7. If a word contains a dollar-sign (\$) then Tcl performs variable substitution: the dollar-sign and the following characters are replaced in the word by the value of a variable. Variable substitution may take any of the following forms:
 - o \$name
Name is the name of a scalar variable; the name is terminated by any character that isn't a letter, digit, or underscore.
 - o \$name(index)
Name gives the name of an array variable and index gives the name of an element within that array. Name must contain only letters, digits, and underscores. Command substitutions, variable substitutions, and backslash substitutions are performed on the characters of index.
 - o \${name}
Name is the name of a scalar variable. It may contain any characters whatsoever except for close braces.
There may be any number of variable substitutions in a single word. Variable substitution is not performed on words enclosed in braces.
8. If a backslash (\) appears within a word then backslash substitution occurs. In all cases but those described below the backslash is dropped and the following character is treated as an ordinary character and included in the word. This allows characters such as double quotes, close brackets, and dollar signs to be included in words without

triggering special processing. [Table 14-2](#) lists the backslash sequences that are handled specially, along with the value that replaces each sequence.

Table 14-2. Tcl Backslash Sequences

Sequence	Value
\a	Audible alert (bell) (0x7)
\b	Backspace (0x8)
\f	Form feed (0xc).
\n	Newline (0xa)
\r	Carriage-return (0xd)
\t	Tab (0x9)
\v	Vertical tab (0xb)
\<newline>whiteSpace	A single space character replaces the backslash, newline, and all spaces and tabs after the newline. This backslash sequence is unique in that it is replaced in a separate pre-pass before the command is actually parsed. This means that it will be replaced even when it occurs between braces, and the resulting space will be treated as a word separator if it isn't in braces or quotes.
\\	Backslash ("\\")
\ooo	The digits ooo (one, two, or three of them) give the octal value of the character.
\xhh	The hexadecimal digits hh give the hexadecimal value of the character. Any number of digits may be present.

Backslash substitution is not performed on words enclosed in braces, except for backslash-newline as described above.

9. If a pound sign (#) appears at a point where Tcl is expecting the first character of the first word of a command, then the pound sign and the characters that follow it, up through the next newline, are treated as a comment and ignored. The # character denotes a comment only when it appears at the beginning of a command.
10. Each character is processed exactly once by the Tcl interpreter as part of creating the words of a command. For example, if variable substitution occurs then no further substitutions are performed on the value of the variable; the value is inserted into the word verbatim. If command substitution occurs then the nested command is processed entirely by the recursive call to the Tcl interpreter; no substitutions are performed before making the recursive call and no additional substitutions are performed on the result of the nested script.

11. Substitutions do not affect the word boundaries of a command. For example, during variable substitution the entire value of the variable becomes part of a single word, even if the variable's value contains spaces.

If Command Syntax

The Tcl **if** command executes scripts conditionally. Note that in the syntax below the question mark (?) indicates an optional argument.

Syntax

```
if expr1 ?then? body1 elseif expr2 ?then? body2 elseif ... ?else? ?bodyN?
```

Description

The **if** command evaluates *expr1* as an expression. The value of the expression must be a boolean (a numeric value, where 0 is false and anything else is true, or a string value such as **true** or **yes** for true and **false** or **no** for false); if it is true then *body1* is executed by passing it to the Tcl interpreter. Otherwise *expr2* is evaluated as an expression and if it is true then *body2* is executed, and so on. If none of the expressions evaluates to true then *bodyN* is executed. The **then** and **else** arguments are optional "noise words" to make the command easier to read. There may be any number of **elseif** clauses, including zero. *BodyN* may also be omitted as long as **else** is omitted too. The return value from the command is the result of the body script that was executed, or an empty string if none of the expressions was non-zero and there was no *bodyN*.

Command Substitution

Placing a command in square brackets ([]) will cause that command to be evaluated first and its results returned in place of the command. An example is:

```
set a 25
set b 11
set c 3
echo "the result is [expr ($a + $b)/$c]"
```

will output:

```
"the result is 12"
```

This feature allows VHDL variables and signals, and Verilog nets and registers to be accessed using:

```
[examine -<radix> name]
```

The %name substitution is no longer supported. Everywhere %name could be used, you now can use [examine -value -<radix> name] which allows the flexibility of specifying command options. The radix specification is optional.

Command Separator

A semicolon character (;) works as a separator for multiple commands on the same line. It is not required at the end of a line in a command sequence.

Multiple-Line Commands

With Tcl, multiple-line commands can be used within macros and on the command line. The command line prompt will change (as in a C shell) until the multiple-line command is complete.

In the example below, note the way the opening brace '{' is at the end of the if and else lines. This is important because otherwise the Tcl scanner won't know that there is more coming in the command and will try to execute what it has up to that point, which won't be what you intend.

```
if {[exa sig_a] == "0011ZZ"} {  
    echo "Signal value matches"  
    do macro_1.do  
} else {  
    echo "Signal value fails"  
    do macro_2.do  
}
```

Evaluation Order

An important thing to remember when using Tcl is that anything put in braces ({}) is not evaluated immediately. This is important for if-then-else statements, procedures, loops, and so forth.

Tcl Relational Expression Evaluation

When you are comparing values, the following hints may be useful:

- Tcl stores all values as strings, and will convert certain strings to numeric values when appropriate. If you want a literal to be treated as a numeric value, don't quote it.

```
if {[exa var_1] == 345}...
```

The following will also work:

```
if {[exa var_1] == "345"}...
```

- However, if a literal cannot be represented as a number, you *must* quote it, or Tcl will give you an error. For instance:

```
if {[exa var_2] == 001Z}...
```

will give an error.

```
if {[exa var_2] == "001Z"}...
```

will work okay.

- Don't quote single characters in single quotes:

```
if {[exa var_3] == 'x'}...
```

will give an error

```
if {[exa var_3] == "x"}...
```

will work okay.

- For the equal operator, you must use the C operator (==). For not-equal, you must use the C operator (!=).

Variable Substitution

When a \$<var_name> is encountered, the Tcl parser will look for variables that have been defined either by ModelSim or by you, and substitute the value of the variable.

Note



Tcl is case sensitive for variable names.

To access environment variables, use the construct:

```
$env(<var_name>
echo My user name is $env(USER)
```

Environment variables can also be set using the env array:

```
set env(SHELL) /bin/csh
```

See [modelsim.ini Variables](#) for more information about ModelSim-defined variables.

System Commands

To pass commands to the UNIX shell or DOS window, use the Tcl **exec** command:

```
echo The date is [exec date]
```

Simulator State Variables

Unlike other variables that must be explicitly set, simulator state variables return a value relative to the current simulation. Simulator state variables can be useful in commands, especially when used within ModelSim DO files (macros). The variables are referenced in commands by prefixing the name with a dollar sign (\$).

argc

This variable returns the total number of parameters passed to the current macro.

architecture

This variable returns the name of the top-level architecture currently being simulated; for a configuration or Verilog module, this variable returns an empty string.

configuration

This variable returns the name of the top-level configuration currently being simulated; returns an empty string if no configuration.

delta

This variable returns the number of the current simulator iteration.

entity

This variable returns the name of the top-level VHDL entity or Verilog module currently being simulated.

library

This variable returns the library name for the current region.

MacroNestingLevel

This variable returns the current depth of macro call nesting.

n

This variable represents a macro parameter, where n can be an integer in the range 1-9.

Now

This variable always returns the current simulation time with time units (for example, 110,000 ns). Note: the returned value contains a comma inserted between thousands.

now

This variable returns the current simulation time with or without time units—depending on the setting for time resolution, as follows:

- When time resolution is a unary unit (such as 1ns, 1ps, 1fs), this variable returns the current simulation time without time units (for example, 100000).

- When time resolution is a multiple of the unary unit (such as 10ns, 100ps, 10fs), this variable returns the current simulation time with time units (for example, 110000 ns).

Note: the returned value does not contain a comma inserted between thousands.

resolution

This variable returns the current simulation time resolution.

Referencing Simulator State Variables

Variable values may be referenced in simulator commands by preceding the variable name with a dollar sign (\$). For example, to use the **now** and **resolution** variables in an **echo** command type:

```
echo "The time is $now $resolution."
```

Depending on the current simulator state, this command could result in:

The time is 12390 ps 10ps.

If you do not want the dollar sign to denote a simulator variable, precede it with a "\". For example, \\$now will not be interpreted as the current simulator time.

Special Considerations for the now Variable

For the **when** command, special processing is performed on comparisons involving the **now** variable. If you specify "when {\$now=100}...", the simulator will stop at time 100 regardless of the multiplier applied to the time resolution.

You must use 64-bit time operators if the time value of **now** will exceed 2147483647 (the limit of 32-bit numbers). For example:

```
if { [gtTime $now 2us] } {  
    .  
    .  
}
```

See [Simulator Tcl Time Commands](#) for details on 64-bit time operators.

List Processing

In Tcl a "list" is a set of strings in curly braces separated by spaces. Several Tcl commands are available for creating lists, indexing into lists, appending to lists, getting the length of lists and shifting lists, as shown in [Table 14-3](#).

Table 14-3. Tcl List Commands

Command syntax	Description
lappend var_name val1 val2 ...	appends val1, val2, and so forth, to list var_name
lindex list_name index	returns the index-th element of list_name; the first element is 0
linsert list_name index val1 val2 ...	inserts val1, val2, and so forth, just before the index-th element of list_name
list val1, val2 ...	returns a Tcl list consisting of val1, val2, and so forth.
llength list_name	returns the number of elements in list_name
lrange list_name first last	returns a sublist of list_name, from index first to index last; first or last may be "end", which refers to the last element in the list
lreplace list_name first last val1, val2, ...	replaces elements first through last with val1, val2, and so forth.

Two other commands, **lsearch** and **lsort**, are also available for list manipulation. See the Tcl man pages ([Help > Tcl Man Pages](#)) for more information on these commands.

Simulator Tcl Commands

These additional commands enhance the interface between Tcl and ModelSim. Only brief descriptions are provided in [Table 14-4](#). For more information and command syntax see [Commands](#).

Table 14-4. Simulator-Specific Tcl Commands

Command	Description
alias	creates a new Tcl procedure that evaluates the specified commands; used to create a user-defined alias
find	locates incrTcl classes and objects
lshift	takes a Tcl list as argument and shifts it in-place one place to the left, eliminating the 0th element
lsublist	returns a sublist of the specified Tcl list that matches the specified Tcl glob pattern

Table 14-4. Simulator-Specific Tcl Commands

Command	Description
printenv	echoes to the Transcript pane the current names and values of all environment variables

Simulator Tcl Time Commands

ModelSim Tcl time commands make simulator-time-based values available for use within other Tcl procedures.

Time values may optionally contain a units specifier where the intervening space is also optional. If the space is present, the value must be quoted (for example, 10ns, "10 ns"). Time values without units are taken to be in the UserTimeScale. Return values are always in the current Time Scale Units. All time values are converted to a 64-bit integer value in the current Time Scale. This means that values smaller than the current Time Scale will be truncated to 0.

Conversions

Table 14-5. Tcl Time Conversion Commands

Command	Description
intToTime <intHi32> <intLo32>	converts two 32-bit pieces (high and low order) into a 64-bit quantity (Time in ModelSim is a 64-bit integer)
RealToTime <real>	converts a <real> number to a 64-bit integer in the current Time Scale
scaleTime <time> <scaleFactor>	returns the value of <time> multiplied by the <scaleFactor> integer

Relations

Table 14-6. Tcl Time Relation Commands

Command	Description
eqTime <time> <time>	evaluates for equal
neqTime <time> <time>	evaluates for not equal
gtTime <time> <time>	evaluates for greater than
gteTime <time> <time>	evaluates for greater than or equal
ltTime <time> <time>	evaluates for less than
lteTime <time> <time>	evaluates for less than or equal

All relation operations return 1 or 0 for true or false respectively and are suitable return values for TCL conditional expressions. For example,

```
if {[eqTime $Now 1750ns]} {  
    ...  
}
```

Arithmetic

Table 14-7. Tcl Time Arithmetic Commands

Command	Description
addTime <time> <time>	add time
divTime <time> <time>	64-bit integer divide
mulTime <time> <time>	64-bit integer multiply
subTime <time> <time>	subtract time

Tcl Examples

[Example 14-1](#) uses the Tcl **while** loop to copy a list from variable *a* to variable *b*, reversing the order of the elements along the way:

Example 14-1. Tcl while Loop

```
set b [list]
set i [expr {[llength $a] - 1}]
while {$i >= 0} {
    lappend b [lindex $a $i]
    incr i -1
}
```

[Example 14-2](#) uses the Tcl **for** command to copy a list from variable *a* to variable *b*, reversing the order of the elements along the way:

Example 14-2. Tcl for Command

```
set b [list]
for {set i [expr {[llength $a] - 1}]} {$i >= 0} {incr i -1} {
    lappend b [lindex $a $i]
}
```

[Example 14-3](#) uses the Tcl **foreach** command to copy a list from variable *a* to variable *b*, reversing the order of the elements along the way (the foreach command iterates over all of the elements of a list):

Example 14-3. Tcl foreach Command

```
set b [list]
foreach i $a { set b [linsert $b 0 $i] }
```

[Example 14-4](#) shows a list reversal as above, this time aborting on a particular element using the Tcl **break** command:

Example 14-4. Tcl break Command

```
set b [list]
foreach i $a {
    if {$i = "zzz"} break
    set b [linsert $b 0 $i]
}
```

Example 14-5 is a list reversal that skips a particular element by using the Tcl **continue** command:

Example 14-5. Tcl continue Command

```
set b [list]
foreach i $a {
    if {$i = "zzz"} continue
    set b [linsert $b 0 $i]
}
```

Example 14-6 works in UNIX only. In a Windows environment, the Tcl **exec** command will execute compiled files only, not system commands.) The example shows how you can access system information and transfer it into VHDL variables or signals and Verilog nets or registers. When a particular HDL source breakpoint occurs, a Tcl function is called that gets the date and time and deposits it into a VHDL signal of type STRING. If a particular environment variable (DO_ECHO) is set, the function also echoes the new date and time to the transcript file by examining the VHDL variable.

Example 14-6. Access and Transfer System Information

(in VHDL source):

```
signal datime : string(1 to 28) := " " ;# 28 spaces
```

(on VSIM command line or in macro):

```
proc set_date {} {
    global env
    set do_the_echo [set env(DO_ECHO)]
    set s [clock format [clock seconds]]
    force -deposit datime $s
    if {do_the_echo} {
        echo "New time is [examine -value datime]"
    }
}
bp src/waveadd.vhd 133 {set_date; continue}
--sets the breakpoint to call set_date
```

Example 14-7 specifies the compiler arguments and lets you compile any number of files.

Example 14-7. Tcl Used to Specify Compiler Arguments

```
set Files [list]
set nbrArgs $argc
for {set x 1} {$x <= $nbrArgs} {incr x} {
    set lappend Files $1
    shift
}
eval vcom -93 -explicit -noaccel $Files
```

Example 14-8 is an enhanced version of the last one. The additional code determines whether the files are VHDL or Verilog and uses the appropriate compiler and arguments depending on the file type. Note that the macro assumes your VHDL files have a .vhd file extension.

Example 14-8. Tcl Used to Specify Compiler Arguments—Enhanced

```
set vhdfFiles [list]
set vFiles [list]
set nbrArgs $argc
for {set x 1} {$x <= $nbrArgs} {incr x} {
    if {[string match *.vhd $1]} {
        lappend vhdfFiles $1
    } else {
        lappend vFiles $1
    }
    shift
}
if {[llength $vhdfFiles] > 0} {
    eval vcom -93 -explicit -noaccel $vhdfFiles
}
if {[llength $vFiles] > 0} {
    eval vlog $vFiles
}
```

Macros (DO Files)

ModelSim macros (also called DO files) are simply scripts that contain ModelSim and, optionally, Tcl commands. You invoke these scripts with the **Tools > TCL > Execute Macro** menu selection or the [do](#) command.

Creating DO Files

You can create DO files, like any other Tcl script, by typing the required commands in any editor and saving the file. Alternatively, you can save the transcript as a DO file (see [Saving the Transcript File](#)).

All "event watching" commands (for example, [onbreak](#), [onerror](#), and so forth) must be placed before [run](#) commands within the macros in order to take effect.

The following is a simple DO file that was saved from the transcript. It is used in the dataset exercise in the ModelSim Tutorial. This DO file adds several signals to the Wave window, provides stimulus to those signals, and then advances the simulation.

```
add wave ld
add wave rst
add wave clk
add wave d
add wave q
force -freeze clk 0 0, 1 {50 ns} -r 100
force rst 1
force rst 0 10
force ld 0
force d 1010
onerror {cont}
run 1700
force ld 1
run 100
force ld 0
run 400
force rst 1
run 200
force rst 0 10
run 1500
```

Using Parameters with DO Files

You can increase the flexibility of DO files by using parameters. Parameters specify values that are passed to the corresponding parameters \$1 through \$9 in the macro file. For example say the macro "testfile" contains the line **bp \$1 \$2**. The command below would place a breakpoint in the source file named *design.vhd* at line 127:

```
do testfile design.vhd 127
```

There is no limit on the number of parameters that can be passed to macros, but only nine values are visible at one time. You can use the **shift** command to see the other parameters.

Deleting a File from a .do Script

To delete a file from a .do script, use the Tcl **file** command as follows:

```
file delete myfile.log
```

This will delete the file "myfile.log."

You can also use the **transcript file** command to perform a deletion:

```
transcript file ()
transcript file my file.log
```

The first line will close the current log file. The second will open a new log file. If it has the same name as an existing file, it will replace the previous one.

Making Macro Parameters Optional

If you want to make macro parameters optional (that is, be able to specify fewer parameter values with the do command than the number of parameters referenced in the macro), you must use the **argc** simulator state variable. The **argc** simulator state variable returns the number of parameters passed. The examples below show several ways of using **argc**.

Example 14-9. Specifying Files to Compile With argc Macro

This macro specifies the files to compile and handles 0-2 compiler arguments as parameters. If you supply more arguments, ModelSim generates a message.

```
switch $argc {  
    0 {vcom file1.vhd file2.vhd file3.vhd }  
    1 {vcom $1 file1.vhd file2.vhd file3.vhd }  
    2 {vcom $1 $2 file1.vhd file2.vhd file3.vhd }  
    default {echo Too many arguments. The macro accepts 0-2 args. }  
}
```

Example 14-10. Specifying Compiler Arguments With Macro

This macro specifies the compiler arguments and lets you compile any number of files.

```
variable Files ""  
set nbrArgs $argc  
for {set x 1} {$x <= $nbrArgs} {incr x} {  
    set Files [concat $Files $1]  
    shift  
}  
eval vcom -93 -explicit -noaccel $Files
```

Example 14-11. Specifying Compiler Arguments With Macro—Enhanced

This macro is an enhanced version of the one shown in example 2. The additional code determines whether the files are VHDL or Verilog and uses the appropriate compiler and arguments depending on the file type. Note that the macro assumes your VHDL files have a *.vhd* file extension.

```

variable vhdFiles ""
variable vFiles ""
set nbrArgs $argc
set vhdFilesExist 0
set vFilesExist 0
for {set x 1} {$x <= $nbrArgs} {incr x} {
    if {[string match *.vhd $1]} {
        set vhdFiles [concat $vhdFiles $1]
        set vhdFilesExist 1
    } else {
        set vFiles [concat $vFiles $1]
        set vFilesExist 1
    }
    shift
}
if {$vhdFilesExist == 1} {
    eval vcom -93 -explicit -noaccel $vhdFiles
}
if {$vFilesExist == 1} {
    eval vlog $vFiles
}

```

Useful Commands for Handling Breakpoints and Errors

If you are executing a macro when your simulation hits a breakpoint or causes a run-time error, ModelSim interrupts the macro and returns control to the command line. The commands in [Table 14-8](#) may be useful for handling such events. (Any other legal command may be executed as well.)

Table 14-8. Commands for Handling Breakpoints and Errors in Macros

command	result
run -continue	continue as if the breakpoint had not been executed, completes the run that was interrupted
onbreak	specify a command to run when you hit a breakpoint within a macro
onElabError	specify a command to run when an error is encountered during elaboration
onerror	specify a command to run when an error is encountered within a macro
status	get a traceback of nested macro calls when a macro is interrupted
abort	terminate a macro once the macro has been interrupted or paused
pause	cause the macro to be interrupted; the macro can be resumed by entering a resume command via the command line

You can also set the OnErrorDefaultAction Tcl variable to determine what action ModelSim takes when an error occurs. To set the variable on a permanent basis, you must define the variable in a *modelsim.tcl* file (see [The modelsim.tcl File](#) for details).

Error Action in DO Files

If a command in a macro returns an error, ModelSim does the following:

1. If an `onerror` command has been set in the macro script, ModelSim executes that command. The `onerror` command must be placed prior to the `run` command in the DO file to take effect.
2. If no `onerror` command has been specified in the script, ModelSim checks the `OnErrorDefaultAction` variable. If the variable is defined, its action will be invoked.
3. If neither 1 or 2 is true, the macro aborts.

Using the Tcl Source Command with DO Files

Either the `do` command or Tcl source command can execute a DO file, but they behave differently.

With the Tcl source command, the DO file is executed exactly as if the commands in it were typed in by hand at the prompt. Each time a breakpoint is hit, the Source window is updated to show the breakpoint. This behavior could be inconvenient with a large DO file containing many breakpoints.

When a `do` command is interrupted by an error or breakpoint, it does not update any windows, and keeps the DO file "locked". This keeps the Source window from flashing, scrolling, and moving the arrow when a complex DO file is executed. Typically an `onbreak` resume command is used to keep the macro running as it hits breakpoints. Add an `onbreak` abort command to the DO file if you want to exit the macro and update the Source window.

Chapter A

modelsim.ini Variables

This chapter covers the contents and modification of the *modelsim.ini* file.

- [Organization of the modelsim.ini File](#) — A list of the different sections of the *modelsim.ini* file.
- [Making Changes to the modelsim.ini File](#) — How to modify variable settings in the *modelsim.ini* file.
- [Variables](#) — An alphabetized list of *modelsim.ini* variables and their properties.
- [Commonly Used modelsim.ini Variables](#) — A discussion of the most frequently used variables and their settings.

Organization of the modelsim.ini File

The *modelsim.ini* file is the default initialization file and contains control variables that specify reference library paths, optimization, compiler and simulator settings, and various other functions. It is located in your install directory and is organized into the following sections.

- The [library] section contains variables that specify paths to various libraries used by ModelSim.
- The [vcom] section contains variables that control the compilation of VHDL files.
- The [vlog] section contains variables that control the compilation of Verilog files.
- The [vsim] section contains variables that control the simulator.
- The [msg_system] section contains variables that control the severity of notes, warnings, and errors that come from vcom, vlog and vsim.

The [vcom], and [vlog] sections contain compiler control variables.

The [vsim] section contains simulation control variables.

The System Initialization chapter contains [Environment Variables](#).

Making Changes to the modelsim.ini File

Modify *modelsim.ini* variables by:

- Changing the settings in the [The Runtime Options Dialog](#).

- [Editing modelsim.ini Variables.](#)

The Read-only attribute must be turned off to save changes to the *modelsim.ini* file.

Changing the modelsim.ini Read-Only Attribute

When first installed, the *modelsim.ini* file is protected as a Read-only file. In order to make and save changes to the file the Read-only attribute must first be turned off in the *modelsim.ini* Properties dialog box.

Procedure

1. Navigate to the location of the *modelsim.ini* file.
2. <install directory>/modelsim.ini
3. Right-click on the *modelsim.ini* file and choose **Properties** from the popup menu.
4. This displays the *modelsim.ini* Properties dialog box.
5. Uncheck the Attribute: **Read-only**.
6. Click **OK**

To protect the *modelsim.ini* file after making changes, follow the above steps and at step 5, check the **Read-only** attribute.

The Runtime Options Dialog

To access, select **Simulate > Runtime Options** in the Main window. The dialog contains three tabs - Defaults, Assertions, and WLF Files.

The **Runtime Options** dialog writes changes to the active *modelsim.ini* file that affect the current session. If the read-only attribute for the *modelsim.ini* file is turned off, the changes are saved, and affect all future sessions. See [Changing the modelsim.ini Read-Only Attribute](#).

Figure A-1. Runtime Options Dialog: Defaults Tab





Table A-1. Runtime Option Dialog: Defaults Tab Contents

Option	Description
Default Radix	Sets the default radix for the current simulation run. The chosen radix is used for all commands (force , examine , change are examples) and for displayed values in the Objects, Locals, Dataflow, List, and Wave windows. The corresponding <i>modelsim.ini</i> variable is DefaultRadix . You can override this variable with the radix command.
Default RadixFlags	Displays SystemVerilog and SystemC enums as numbers rather than strings. This option overrides the global setting of the default radix. You can override this variable with the add list -radixenumsymbolic .
Suppress Warnings	<p>From Synopsys Packages suppresses warnings generated within the accelerated Synopsys std_arith packages. The corresponding <i>modelsim.ini</i> variable is StdArithNoWarnings.</p> <p>From IEEE Numeric Std Packages suppresses warnings generated within the accelerated numeric_std and numeric_bit packages. The corresponding <i>modelsim.ini</i> variable is NumericStdNoWarnings.</p>

Table A-1. Runtime Option Dialog: Defaults Tab Contents

Option	Description
Default Run	Sets the default run length for the current simulation. The corresponding <i>modelsim.ini</i> variable is RunLength . You can override this variable by specifying the run command.
Iteration Limit	Sets a limit on the number of deltas within the same simulation time unit to prevent infinite looping. The corresponding <i>modelsim.ini</i> variable is IterationLimit .
Default Force Type	Selects the default force type for the current simulation. The corresponding <i>modelsim.ini</i> variable is DefaultForceKind . You can override this variable by specifying the force command argument -default , -deposit , -drive , or -freeze .

Figure A-2. Runtime Options Dialog Box: Assertions Tab**Table A-2. Runtime Option Dialog: Assertions Tab Contents**

Option	Description
No Message Display For -VHDL	Selects the VHDL assertion severity for which messages will not be displayed (even if break on assertion is set for that severity). Multiple selections are possible. The corresponding <i>modelsim.ini</i> variables are IgnoreFailure , IgnoreError , IgnoreWarning , and IgnoreNote .

Figure A-3. Runtime Options Dialog Box: WLF Files Tab




Table A-3. Runtime Option Dialog: WLF Files Tab Contents

Option	Description
WLF File Size Limit	Limits the WLF file by size (as closely as possible) to the specified number of megabytes. If both size and time limits are specified, the most restrictive is used. Setting it to 0 results in no limit. The corresponding <i>modelsim.ini</i> variable is WLFSIZELIMIT .
WLF File Time Limit	Limits the WLF file by size (as closely as possible) to the specified amount of time. If both time and size limits are specified, the most restrictive is used. Setting it to 0 results in no limit. The corresponding <i>modelsim.ini</i> variable is WLFTIMELIMIT .
WLF Attributes	Specifies whether to compress WLF files and whether to delete the WLF file when the simulation ends. You would typically only disable compression for troubleshooting purposes. The corresponding <i>modelsim.ini</i> variables are WLFCOMPRESS for compression and WLFDLETEONQUIT for WLF file deletion.
Design Hierarchy	Specifies whether to save all design hierarchy in the WLF file or only regions containing logged signals. The corresponding <i>modelsim.ini</i> variable is WLFSAVEALLREGIONS .

Editing modelsim.ini Variables

The syntax for variables in the file is:

<variable> = <value>

Procedure

1. Open the *modelsim.ini* file with a text editor.
2. Find the variable you want to edit in the appropriate section of the file.
3. Type the new value for the variable after the equal (=) sign.
4. If the variable is commented out with a semicolon (;) remove the semicolon.
5. Save.

Overriding the Default Initialization File

You can make changes to the working environment during a work session by loading an alternate initialization file that replaces the default *modelsim.ini* file. This file overrides the file and path specified by the MODELSIM environment variable.

Procedure

1. Open the *modelsim.ini* file with a text editor.
2. Make changes to the modelsim.ini variables.
3. Save the file with an alternate name to any directory.
4. After start up of the tool, specify the -modelsimini <ini_filepath> switch with one of the following commands:

Table A-4. Commands for Overriding the Default Initialization File

Simulator Commands	Compiler Commands	Utility Commands
vsim	vcom vlog	vdel vdir vgencomp vmake

See the <command> **-modelsimini** argument description for further information.

Variables

The *modelsim.ini* variables are listed in order alphabetically. The following information is given for each variable.

- A short description of how the variable functions.
- The location of the variable, by section, in the *modelsim.ini* file.
- The syntax for the variable.
- A listing of all values and the default value where applicable.
- Related arguments that are entered on the command line to override variable settings. Commands entered at the command line always take precedence over *modelsim.ini* settings. Not all variables have related command arguments.
- Related topics and links to further information about the variable.

AmsStandard

This variable specifies whether **vcom** adds the declaration of REAL_VECTOR to the STANDARD package. This is useful for designers using VHDL-AMS to test digital parts of their model.

Section [vcom]

Syntax

AmsStandard = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying **vcom {-amsstd | -noamsstd}**.

Related Topics

[MGC_AMS_HOME](#)

AssertFile

This variable specifies an alternative file for storing VHDLassertion messages. By default, assertion messages are output to the file specified by the **TranscriptFile** variable in the *modelsim.ini* file (refer to “[Creating a Transcript File](#)”). If the AssertFile variable is specified, all assertion messages will be stored in the specified file, not in the transcript.

Section [vsim]

Syntax

AssertFile = <filename>

<filename> — Any valid file name containing assertion messages, where the default name is *assert.log*.

You can override this variable by specifying **vsim -assertfile**.

BindAtCompile

This variable instructs ModelSim to perform VHDL default binding at compile time rather than load time.

Section [vcom]

Syntax

BindAtCompile = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vcom {-bindAtCompile | -bindAtLoad}](#).

Related Topics

[Default Binding](#)

[RequireConfigForAllDefaultBinding](#)

BreakOnAssertion

This variable defines the severity of VHDL assertions that cause a simulation break. It also controls any messages in the source code that use *assertion_failure_**. For example, since most runtime messages use some form of *assertion_failure_**, any runtime error will cause the simulation to break if the user sets BreakOnAssertion = 2 (error).

Section [vsim]

Syntax

BreakOnAssertion = {0 | 1 | 2 | 3 | 4}

0 — Note

1 — Warning

2 — Error

3 — Failure (default)

4 — Fatal

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

CheckPlusargs

This variable defines the simulator's behavior when encountering unrecognized plusargs. The simulator checks the syntax of all system-defined plusargs to ensure they conform to the syntax defined in the Reference Manual. By default, the simulator does not check syntax or issue

warnings for unrecognized plusargs (including accidentally misspelled, system-defined plusargs), because there is no way to distinguish them from a user-defined plusarg.

Section [vsim]

Syntax

CheckPlusargs = {0 | 1 | 2}

0 — Ignore (default)

1 — Issues a warning and simulates while ignoring.

2 — Issues an error and exits.

CheckpointCompressMode

This variable specifies that checkpoint files are written in compressed format.

Section [vsim]

Syntax

CheckpointCompressMode = {0 | 1}

0 — Off

1 — On (default)

CheckSynthesis

This variable turns on limited synthesis rule compliance checking, which includes checking only signals used (read) by a process and understanding only combinational logic, not clocked logic.

Section [vcom]

Syntax

CheckSynthesis = {0 | 1}

0— Off (default)

1 — On

You can override this variable by specifying [vcom -check_synthesis](#).

CommandHistory

This variable specifies the name of a file in which to store the Main window command history.

Section [vsim]

Syntax

CommandHistory = <filename>

<filename> — Any string representing a valid filename.

The default setting for this variable is to comment it out with a semicolon (;).

CompilerTempDir

This variable specifies a directory for compiler temporary files instead of “work/_temp.”

Section [vcom]

Syntax

CompilerTempDir = <directory>

<directory> — Any user defined directory where the default is work/_temp.

ConcurrentFileLimit

This variable controls the number of VHDL files open concurrently. This number should be less than the current limit setting for maximum file descriptors.

Section [vsim]

Syntax

ConcurrentFileLimit = <n>

<n> — Any non-negative integer where 0 is unlimited and 40 is the default.

Related Topics

[Syntax for File Declaration](#)

DatasetSeparator

This variable specifies the dataset separator for fully-rooted contexts, for example:

sim:/top

The variable for DatasetSeparator must not be the same character as the [PathSeparator](#) variable, or the [SignalSpyPathSeparator](#) variable.

Section [vsim]

Syntax

DatasetSeparator = <character>

<character> — Any character except special characters, such as backslash (\), brackets ({ }), and so forth, where the default is a colon (:).

DefaultForceKind

This variable defines the kind of force used when not otherwise specified.

Section [vsim]

Syntax

DefaultForceKind = {default | deposit | drive | freeze}

default — Uses the signal kind to determine the force kind.

deposit — Sets the object to the specified value.

drive — Default for resolved signals.

freeze — Default for unresolved signals.

You can override this variable by specifying **force {-default | -deposit | -drive | -freeze}**.

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

DefaultRadix

This variable allows a numeric radix to be specified as a name or number. For example, you can specify binary as “binary” or “2” or octal as “octal” or “8”.

Section [vsim]

Syntax

DefaultRadix = {ascii | binary | decimal | hexadecimal | octal | symbolic | unsigned}

ascii — Display values in 8-bit character encoding.

binary — Display values in binary format. You can also specify 2.

decimal or 10 — Display values in decimal format. You can also specify 10.

hexadecimal — Display values in hexadecimal format. You can also specify 16.

octal — Display values in octal format. You can also specify 8.

symbolic — (default) Display values in a form closest to their natural format.

unsigned — Display values in unsigned decimal format.

You can override this variable by specifying **radix {ascii | binary | decimal | hexadecimal | octal | symbolic | unsigned}**.

Related Topics

You can set this variable in the [The Runtime Options Dialog](#) [Changing Radix \(base\) for the Wave Window](#)

DefaultRestartOptions

This variable sets the default behavior for the restart command.

Section [vsim]

Syntax

DefaultRestartOptions = {-force | -noassertions | -nobreakpoint | -nofcovers | -nolist | -nolog | -nowave}

- force — Restart simulation without requiring confirmation in a popup window.
- noassertions — Restart simulation without maintaining the current assert directive configurations.
- nobreakpoint — Restart simulation with all breakpoints removed.
- nofcovers — Restart without maintaining the current cover directive configurations.
- nolist — Restart without maintaining the current List window environment.
- nolog — Restart without maintaining the current logging environment.
- nowave — Restart without maintaining the current Wave window environment.
- semicolon (;) — Default is to prevent initiation of the variable by commenting the variable line.

You can specify one or more value in a space separated list.

You can override this variable by specifying **restart {-force | -noassertions | -nobreakpoint | -nofcovers | -nolist | -nolog | -nowave}**.

Related Topics

[vsim -restore](#)

DelayFileOpen

This variable instructs ModelSim to open VHDL87 files on first read or write, else open files when elaborated.

Section [vsim]

Syntax

DelayFileOpen = {0 | 1}

0 — On (default)

1 — Off

displaymsgmode

This variable controls where the simulator outputs system task messages. The display system tasks displayed with this functionality include: \$display, \$strobe, \$monitor, \$write as well as the analogous file I/O tasks that write to STDOUT, such as \$fwrite or \$fdisplay.

Section [msg_system]

Syntax

displaymsgmode = {both | tran | wlf}

both — Outputs messages to both the transcript and the WLF file.

tran — (default) Outputs messages only to the transcript, therefore they are unavailable in the Message Viewer.

wlf — Outputs messages only to the WLF file/Message Viewer, therefore they are unavailable in the transcript.

You can override this variable by specifying [vsim -displaymsgmode](#).

Related Topics

[Message Viewer Window](#)

DumpportsCollapse

This variable collapses vectors (VCD id entries) in dumpports output.

Section [vsim]

Syntax

DumpportsCollapse = {0 | 1}

0 — Off

1 — On (default)

You can override this variable by specifying [vsim {+dumpports+collapse | +dumpports+nocollapse}](#).

error

This variable changes the severity of the listed message numbers to "error".

Section [msg_system]

Syntax

error = <msg_number>...

<msg_number>... — An unlimited list of message numbers, comma separated.

You can override this variable by specifying the [vcom](#), [vlog](#), or [vsim](#) command with the **-error** argument.

Related Topics

[error](#) <msg number> prints a detailed description about a message number.

[Changing Message Severity Level](#)

[fatal](#), [note](#), [suppress](#), [warning](#)

ErrorFile

This variable specifies an alternative file for storing error messages. By default, error messages are output to the file specified by the [TranscriptFile](#) variable in the *modelsim.ini* file. If the ErrorFile variable is specified, all error messages will be stored in the specified file, not in the transcript.

Section [vsim]

Syntax

ErrorFile = <filename>

<filename> — Any valid filename where the default is *error.log*.

You can override this variable by specifying [vsim -errorfile](#).

Related Topics

[Creating a Transcript File](#)

Explicit

This variable enables the resolving of ambiguous function overloading in favor of the "explicit" function declaration (not the one automatically created by the compiler for each type declaration). Using this variable makes QuestaSim compatible with common industry practice.

Section [vcom]

Syntax

Explicit = {0 | 1}

0 — Off

1 — On (default)

You can override this variable by specifying [vcom -explicit](#).

fatal

This variable changes the severity of the listed message numbers to "fatal".

Section [msg_system]

Syntax

`fatal = <msg_number>...`

`<msg_number>...` — An unlimited list of message numbers, comma separated.

You can override this variable by specifying the [vcom](#), [vlog](#), or [vsim](#) command with the [-fatal](#) argument.

Related Topics

[verror](#) <msg number> prints a detailed description about a message number.

[Changing Message Severity Level](#)

[error](#), [note](#), [suppress](#), [warning](#)

floatfixlib

This variable sets the path to the library containing VHDL floating and fixed point packages.

Section [library]

Syntax

`floatfixlib = <path>`

`<path>` — Any valid path where the default is \$MODEL_TECH/../floatfixlib. May include environment variables.

ForceSigNextIter

This variable controls the iteration of events when a VHDL signal is forced to a value.

Section [vsim]

Syntax

`ForceSigNextIter = {0 | 1}`

0 — Off (default) Update and propagate in the same iteration.

1 — On; Update and propagate in the next iteration.

FsmResetTrans

This variable controls the recognition of asynchronous reset transitions in FSMs.

Sections [vcom], [vlog]

Syntax

FsmResetTrans = {0 | 1}

0 — Off

1 — On (default)

Related Topics

[vcom -fsmresettrans | -nofsmresettrans](#)
[vlog -fsmresettrans | -nofsmresettrans](#)

FsmSingle

This variable controls the recognition of FSMs with a single-bit current state variable.

Section [vcom], [vlog]

Syntax

FsmSingle = { 0 | 1 }

0 — Off

1 — On (default)

Related Topics

[vcom -fsmsingle | -nofsmsingle](#)
[vlog -fsmsingle | -nofsmsingle](#)

FsmXAssign

This variable controls the recognition of FSMs where a current-state or next-state variable has been assigned “X” in a case statement.

Section [vlog]

Syntax

FsmXAssign = { 0 | 1 }

0 — Off

1 — On (default)

Related Topics

[vlog -fsmxassign | -nofsmxassign](#)

GenerateFormat

This variable controls the format of a generate statement label for each iteration. Do not enclose the argument in quotation marks.

Section [vsim]

Syntax

GenerateFormat = <non-quoted string>

<non-quoted string> — Default is %s_%d. Any non-quoted string containing at a minimum a %s followed by a %d. The format string must contain the conversion codes %s and %d, in that order, and no other conversion codes. The %s represents the generate_label; the %d represents the generate parameter value at a particular generate iteration. Application of the format must result in a unique scope name over all such names in the design so that name lookup can function properly.

GenerateLoopIterationMax

This variable specifies the maximum number of iterations permitted for a generate loop; restricting this permits the implementation to recognize infinite generate loops.

Section [vopt]

Syntax

GenerateLoopIterationMax = <n>

<n> — Any natural integer greater than or equal to 0, where the default is 100000.

GenerateRecursionDepthMax

This variable specifies the maximum depth permitted for a recursive generate instantiation; restricting this permits the implementation to recognize infinite recursions.

Section [vopt]

Syntax

GenerateRecursionDepthMax = <n>

<n> — Any natural integer greater than or equal to 0, where the default is 200.

GenerousIdentifierParsing

Controls parsing of identifiers input to the simulator. If this variable is on (value = 1), either VHDL extended identifiers or Verilog escaped identifier syntax may be used for objects of either language kind. This provides backward compatibility with older .do files, which often contain pure VHDL extended identifier syntax, even for escaped identifiers in Verilog design regions.

Section [vsim]

Syntax

GenerousIdentifierParsing = {0 | 1}

0 — Off

1 — On (default)

GlobalSharedObjectsList

This variable instructs ModelSim to load the specified PLI/FLI shared objects with global symbol visibility.

Section [vsim]

Syntax

GlobalSharedObjectsList = <filename>

<filename> — A comma separated list of filenames.

semicolon (;) — (default) Prevents initiation of the variable by commenting the variable line.

You can override this variable by specifying **vsim -gblso**.

Hazard

This variable turns on Verilog hazard checking (order-dependent accessing of global variables).

Section [vlog]

Syntax

Hazard = {0 | 1}

0 — Off (default)

1 — On

ieee

This variable sets the path to the library containing IEEE and Synopsys arithmetic packages.

Section [library]

Syntax

ieee = <path>

<path> — Any valid path, including environment variables where the default is \$MODEL_TECH/../ieee.

IgnoreError

This variable instructs ModelSim to disable runtime error messages.

Section [vsim]

Syntax

IgnoreError = {0 | 1}

0 — Off (default)

1 — On

Related Topics

Set this variable in the [The Runtime Options Dialog](#)

IgnoreFailure

This variable instructs ModelSim to disable runtime failure messages.

Section [vsim]

Syntax

IgnoreFailure = {0 | 1}

0 — Off (default)

1 — On

Related Topics

Set this variable in the [The Runtime Options Dialog](#)

IgnoreNote

This variable instructs ModelSim to disable runtime note messages.

Section [vsim]

Syntax

IgnoreNote = {0 | 1}

0 — Off (default)

1 — On

Related Topics

Set this variable in the [The Runtime Options Dialog](#)

IgnoreVitalErrors

This variable instructs ModelSim to ignore VITAL compliance checking errors.

Section [vcom]

Syntax

IgnoreVitalErrors = {0 | 1}

0 — Off, (default) Allow VITAL compliance checking errors.

1 — On

You can override this variable by specifying [vcom -ignorevitalerrors](#).

IgnoreWarning

This variable instructs ModelSim to disable runtime warning messages.

Section [vsim]

Syntax

IgnoreWarning = {0 | 1}

0 — Off, (default) Enable runtime warning messages.

1 — On

Related Topics

Set this variable in the [The Runtime Options Dialog](#)

ImmediateContinuousAssign

This variable instructs ModelSim to run continuous assignments before other normal priority processes that are scheduled in the same iteration. This event ordering minimizes race differences between optimized and non-optimized designs and is the default behavior.

Section [vsim]

Syntax

ImmediateContinuousAssign = {0 | 1}

0 — Off,

1 — On (default)

You can override this variable by specifying [vsim -noimmedca](#).

IncludeRecursionDepthMax

This variable limits the number of times an include file can be called during compilation. This prevents cases where an include file could be called repeatedly.

Section [vlog]

Syntax

IncludeRecursionDepthMax = <n>

<n> — an integer that limits the number of loops. A setting of 0 would allow one pass through before issuing an error, 1 would allow two passes, and so on.

IterationLimit

This variable specifies a limit on simulation kernel iterations allowed without advancing time.

Section [vlog]

Syntax

IterationLimit= <n>

n — Any positive integer where the default is 5000.

Related Topics

Set this variable in the [The Runtime Options Dialog](#)

LibrarySearchPath

This variable specifies the location of one or more resource libraries containing a precompiled package. The behavior of this variable is identical to specifying `vlog -L <libname>`.

Section [vlog]

Syntax

`LibrarySearchPath= <variable | <path/lib>...>`

`<variable>` — Any library variable where the default is:

`LibrarySearchPath = mtiAvm mtiOvm mtiUPF`

`<path/lib>` — Any valid library path. May include environment variables.

Multiple library paths and variables are specified as a space separated list.

Related Topics

[Specifying Resource Libraries](#).

License

This variable controls the license file search.

Section [vsim]

Syntax

`License = <license_option>`

`<license_option>` — One or more license options separated by spaces where the default is to search all licenses.

Table A-5. License Variable: License Options

<code>license_option</code>	Description
<code>lonly</code>	only use msimhdl
<code>mixedonly</code>	exclude single language licenses
<code>nolnl</code>	exclude language neutral licenses
<code>nomix</code>	exclude msimhdlmix
<code>noqueue</code>	do not wait in license queue if no licenses are available
<code>noslvhdl</code>	exclude qhsimvh

Table A-5. License Variable: License Options

license_option	Description
noslvlog	exclude qhsimvl
plus	only use PLUS license
vlog	only use VLOG license
vhdl	only use VHDL license

You can override this variable by specifying **vsim <license_option>**.

MaxReportRhsCrossProducts

This variable specifies a maximum limit for the number of Cross (bin) products reported against a Cross when a XML or UCDB report is generated. The warning is issued if the limit is crossed.

Section [vsim]

Syntax

MaxReportRhsCrossProducts = <n>

<n> — Any positive integer where the default is 1000.

MessageFormat

This variable defines the format of VHDL assertion messages as well as normal error messages.

Section [vsim]

Syntax

MessageFormat = <% value>

<% value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D%I\n.

Table A-6. MessageFormat Variable: Accepted Values

Variable	Description
%S	severity level
%R	report message
%T	time of assertion
%D	delta
%I	instance or region pathname (if available)
%i	instance pathname with process
%O	process name

Table A-6. MessageFormat Variable: Accepted Values

Variable	Description
%K	kind of object path points to; returns Instance, Signal, Process, or Unknown
%P	instance or region path without leaf process
%F	file
%L	line number of assertion, or if from subprogram, line from which call is made
%%	print '%' character

MessageFormatBreak

This variable defines the format of messages for VHDL assertions that trigger a breakpoint.

Section [vsim]

Syntax

MessageFormatBreak = <% value>

<% value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n

MessageFormatBreakLine

This variable defines the format of messages for VHDL assertions that trigger a breakpoint. %L specifies the line number of the assertion or, if the breakpoint is from a subprogram, the line from which the call is made.

Section [vsim]

Syntax

MessageFormatBreakLine = <% value>

<% value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D %K: %i File: %F Line: %L\n

MessageFormatError

This variable defines the format of all error messages.

If undefined, MessageFormat is used unless the error causes a breakpoint in which case [MessageFormatBreak](#) is used.

Section [vsim]

Syntax

MessageFormatError = <%value>

<%value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n

MessageFormatFail

This variable defines the format of messages for VHDL Fail assertions.

If undefined, MessageFormat is used unless assertion causes a breakpoint in which case [MessageFormatBreak](#) is used.

Section [vsim]

Syntax

MessageFormatFail = <%value>

<%value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n

MessageFormatFatal

This variable defines the format of messages for VHDL Fatal assertions.

If undefined, MessageFormat is used unless assertion causes a breakpoint in which case [MessageFormatBreak](#) is used.

Section [vsim]

Syntax

MessageFormatFatal = <%value>

<%value> — One or more of the variables from [Table A-6](#) where the default is:

** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n

MessageFormatNote

This variable defines the format of messages for VHDL Note assertions.

If undefined, MessageFormat is used unless assertion causes a breakpoint in which case [MessageFormatBreak](#) is used.

Section [vsim]

Syntax

MessageFormatNote = <%value>

<%value> — One or more of the variables from [Table A-6](#) where the default is:

```
** %S: %R\n Time: %T Iteration: %D%I\n
```

MessageFormatWarning

This variable defines the format of messages for VHDL Warning assertions.

If undefined, MessageFormat is used unless assertion causes a breakpoint in which case [MessageFormatBreak](#) is used.

Section [vsim]

Syntax

MessageFormatWarning = <%value>

<%value> — One or more of the variables from [Table A-6](#) where the default is:

```
** %S: %R\n Time: %T Iteration: %D%I\n
```

MixedAnsiPorts

This variable permits partial port re-declarations for cases where the port is partially declared in ANSI style and partially non-ANSI.

Section [vlog]

Syntax

MixedAnsiPorts = {0 | 1}

0 — Off, (default)

1 — On

You can override this variable by specifying [vlog -mixedansiports](#).

modelsim_lib

This variable sets the path to the library containing Mentor Graphics VHDL utilities such as Signal Spy.

Section [library]

Syntax

modelsim_lib = <path>

<path> — Any valid path where the default is \$MODEL_TECH/..../modelsim_lib. May include environment variables.

msgmode

This variable controls where the simulator outputs elaboration and runtime messages.

Section [msg_system]

Syntax

msgmode = {tran | wlf | both}

both — (default) Transcript and wlf files.

tran — Messages appear only in the transcript.

wlf — Messages are sent to the wlf file and can be viewed in the MsgViewer.

You can override this variable by specifying [vsim -msgmode](#).

Related Topics

[Message Viewer Window](#)

mtiAvm

This variable sets the path to the location of the Advanced Verification Methodology libraries.

Section [library]

Syntax

mtiAvm = <path>

<path> — Any valid path where the default is \$MODEL_TECH/../avm

The behavior of this variable is identical to specifying [vlog -L mtiAvm](#).

mtiOvm

This variable sets the path to the location of the Open Verification Methodology libraries.

Section [library]

Syntax

mtiOvm = <path>

<path> — \$MODEL_TECH/../ovm-2.1

The behavior of this variable is identical to specifying [vlog -L mtiOvm](#).

MultiFileCompilationUnit

This variable controls whether Verilog files are compiled separately or concatenated into a single compilation unit.

Section [vlog]

Syntax

MultiFileCompilationUnit = {0 | 1}

0 — (default) Single File Compilation Unit (SFCU) mode.

1 — Multi File Compilation Unit (MFCU) mode.

You can override this variable by specifying [vlog {-mfcu | -sfcu}](#).

Related Topics

[SystemVerilog Multi-File Compilation](#)

NoCaseStaticError

This variable changes case statement static errors to warnings.

Section [vcom]

Syntax

NoCaseStaticError = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vcom -nocasesstaticerror](#).

Related Topics

[vcom -pedanticerrors](#)

[PedanticErrors](#)

NoDebug

This variable controls inclusion of debugging info within design units.

Sections [vcom], [vlog]

Syntax

NoDebug = {0 | 1}

0 — Off (default)

1 — On

NoDeferSubpgmCheck

This variable controls the reporting of range and length violations detected within subprograms as errors (instead of as warnings).

Section [vcom]

Syntax

NoDeferSubpgmCheck = {0 | 1}

0 — Off

1 — On (default)

You can override this variable by specifying [vcom -deferSubpgmCheck](#).

NoIndexCheck

This variable controls run time index checks.

Section [vcom]

Syntax

NoIndexCheck = {0 | 1}

0 — Off (default)

1 — On

You can override NoIndexCheck = 0 by specifying [vcom -noindexcheck](#).

Related Topics

[Range and Index Checking](#)

NoOthersStaticError

This variable disables errors caused by aggregates that are not locally static.

Section [vcom]

Syntax

NoOthersStaticError = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vcom -noothersstaticerror](#).

Related Topics

[Changing Message Severity Level](#)

[PedanticErrors](#)

NoRangeCheck

This variable disables run time range checking. In some designs this results in a 2x speed increase.

Section [vcom]

Syntax

NoRangeCheck = {0 | 1}

0 — Off (default)

1 — On

You can override NoRangeCheck = 1 by specifying [vcom -rangecheck](#).

Related Topics

[Range and Index Checking](#)

note

This variable changes the severity of the listed message numbers to "note".

Section [msg_system]

Syntax

note = <msg_number>...

<msg_number>... — An unlimited list of message numbers, comma separated.

You can override this variable setting by specifying the [vcom](#), [vlog](#), or [vsim](#) command with the **-note** argument.

Related Topics

[verror <msg number>](#) prints a detailed description about a message number.

[Changing Message Severity Level](#)

[error, fatal, suppress, warning](#)

NoVital

This variable disables acceleration of the VITAL packages.

Section [vcom]

Syntax

NoVital = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vcom -novital](#).

NoVitalCheck

This variable disables VITAL level 0 and Vital level 1 compliance checking.

Section [vcom]

Syntax

NoVitalCheck = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vcom -novitalcheck](#).

Related Topics

Section 4 of the Vital-95 Spec (IEEE std 1076.4-1995)

NumericStdNoWarnings

This variable disables warnings generated within the accelerated numeric_std and numeric_bit packages.

Section [vsim]

Syntax

NumericStdNoWarnings = {0 | 1}

0 — Off (default)

1 — On

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

OnFinish

This variable controls the behavior of ModelSim when it encounters either an assertion failure, a \$finish, in the design code.

Section [vsim]

Syntax

OnFinish = {ask | exit | final | stop}

ask — (default) In batch mode, the simulation exits. In GUI mode, a dialog box pops up and asks for user confirmation on whether to quit the simulation.

stop — Causes the simulation to stay loaded in memory. This can make some post-simulation tasks easier.

exit — The simulation exits without asking for any confirmation.

final — The simulation executes all final blocks then exits the simulation.

You can override this variable by specifying [vsim -onfinish](#).

Optimize_1164

This variable disables optimization for the IEEE std_logic_1164 package.

Section [vcom]

Syntax

Optimize_1164 = {0 | 1}

0 — Off

1 — On (default)

PathSeparator

This variable specifies the character used for hierarchical boundaries of HDL modules. This variable does not affect file system paths. The argument to PathSeparator must not be the same

character as [DatasetSeparator](#). This variable setting is also the default for the [SignalSpyPathSeparator](#) variable.

This variable is used by the [vsim](#) command.

Note



When creating a virtual bus, the PathSeparator variable must be set to either a period (.) or a forward slash (/). For more information on creating virtual buses, refer to the section “[Combining Objects into Buses](#)”.

Section [vsim]

Syntax

PathSeparator = <n>

<n> — Any character except special characters, such as backslash (\), brackets ({ }), and so forth, where the default is a forward slash (/).

Related Topics

[Using Escaped Identifiers](#)

PedanticErrors

This variable forces display of an error message (rather than a warning on a variety of conditions. It overrides the [NoCaseStaticError](#) and [NoOthersStaticError](#) variables.

Section [vcom]

Syntax

PedanticErrors = {0 | 1}

0 — Off (default)

1 — On

Related Topics

[vcom -nocasestaticerror](#)

[vcom -noothersstaticerror](#)

[Enforcing Strict 1076 Compliance](#)

PliCompatDefault

This variable specifies the VPI object model behavior within vsim.

Section [vsim]

Syntax

PliCompatDefault = {1995 | 2001 | 2005 | 2009 | latest}

1995 — Instructs vsim to use the object models as defined in IEEE Std 1364-1995.
When you specify this argument, SystemVerilog objects will not be accessible.
Aliases include:

95
1364v1995
1364V1995
VL1995
VPI_COMPATIBILITY_VERSION_1364v1995
1 — On

2001 — Instructs vsim to use the object models as defined in IEEE Std 1364-2001.
When you specify this argument, SystemVerilog objects will not be accessible.
Aliases include:

01
1364v2001
1364V2001
VL2001
VPI_COMPATIBILITY_VERSION_1364v2001

Note

 There are a few cases where the 2005 VPI object model is incompatible with the 2001 model, which is inherent in the specifications.

2005 — Instructs vsim to use the object models as defined in IEEE Std 1800-2005 and IEEE Std 1364-2005. Aliases include:

05
1800v2005
1800V2005
SV2005
VPI_COMPATIBILITY_VERSION_1800v2005

2009 — Instructs vsim to use the object models as defined in IEEE Std P1800-2009 (unapproved draft standard). Aliases include:

09
1800v2009
1800V2009
SV2009
VPI_COMPATIBILITY_VERSION_1800v2009

latest — (default) This is equivalent to the "2009" argument. This is the default behavior if you do not specify this argument or if you specify the argument without an argument.

You can override this variable by specifying **vsim -plicompatdefault**.

Related Topics

[Verilog Interfaces to C](#)

PrintSimStats

This variable instructs the simulator to print out simulation statistics at the end of the simulation before it exits.

Section [vsim]

Syntax

PrintSimStats = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vsim -printsimstats](#).

Related Topics

[simstats](#)

Quiet

This variable turns off "loading..." messages.

Sections [vcom], [vlog]

Syntax

Quiet = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vlog -quiet](#) or [vcom -quiet](#).

RequireConfigForAllDefaultBinding

This variable instructs the compiler not to generate a default binding during compilation.

Section [vcom]

Syntax

RequireConfigForAllDefaultBinding = {0 | 1}

0 — Off (default)

1 — On

You can override `RequireConfigForAllDefaultBinding = 1` by specifying [vcom -performdefaultbinding](#).

Related Topics

[Default Binding](#)

[BindAtCompile](#)

[vcom -ignoredefaultbinding](#)

Resolution

This variable specifies the simulator resolution. The argument must be less than or equal to the [UserTimeUnit](#) and must not contain a space between value and units.

Section [vsim]

Syntax

`Resolution = {[n]<time_unit>}`

`[n]` — Optional prefix specifying number of time units as 1, 10, or 100.
`<time_unit>` — fs, ps, ns, us, ms, or sec where the default is ps.

The argument must be less than or equal to the [UserTimeUnit](#) and must not contain a space between value and units, for example:

```
Resolution = 10fs
```

You can override this variable by specifying [vsim -t](#). You should set a smaller resolution if your delays get truncated.

Related Topics

[Time command](#)

RunLength

This variable specifies the default simulation length in units specified by the [UserTimeUnit](#) variable.

Section [vsim]

Syntax

`RunLength = <n>`

`<n>` — Any positive integer where the default is 100.

You can override this variable by specifying the [run](#) command.

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

Show_BadOptionWarning

This variable instructs ModelSim to generate a warning whenever an unknown plus argument is encountered.

Section [vlog]

Syntax

Show_BadOptionWarning = {0 | 1}

0 — Off (default)

1 — On

Show_Lint

This variable instructs ModelSim to display lint warning messages.

Sections [vcom], [vlog]

Syntax

Show_Lint = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vlog -lint](#) or [vcom -lint](#).

Show_source

This variable shows source line containing error.

Sections [vcom], [vlog]

Syntax

Show_source = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying the [vlog -source](#) or [vcom -source](#).

Show_VitalChecksWarnings

This variable enables VITAL compliance-check warnings.

Section [vcom]

Syntax

Show_VitalChecksWarnings = {0 | 1}

0 — Off

1 — On (default)

Show_Warning1

This variable enables unbound-component warnings.

Section [vcom]

Syntax

Show_Warning1 = {0 | 1}

0 — Off

1 — On (default)

Show_Warning2

This variable enables process-without-a-wait-statement warnings.

Section [vcom]

Syntax

Show_Warning2 = {0 | 1}

0 — Off

1 — On (default)

Show_Warning3

This variable enables null-range warnings.

Section [vcom]

Syntax

Show_Warning3 = {0 | 1}

0 — Off

1 — On (default)

Show_Warning4

This variable enables no-space-in-time-literal warnings.

Section [vcom]

Syntax

Show_Warning4 = {0 | 1}

0 — Off

1 — On (default)

Show_Warning5

This variable enables multiple-drivers-on-unresolved-signal warnings.

Section [vcom]

Syntax

Show_Warning5 = {0 | 1}

0 — Off

1 — On (default)

ShowFunctions

This variable sets the format for Breakpoint and Fatal error messages. When set to 1 (the default value), messages will display the name of the function, task, subprogram, module, or architecture where the condition occurred, in addition to the file and line number. Set to 0 to revert messages to the previous format.

Section [vsim]

Syntax

ShowFunctions = {0 | 1}

0 — Off

1 — On (default)

ShutdownFile

This variable calls the [write format restart](#) command upon exit and executes the .do file created by that command. This variable should be set to the name of the file to be written, or the value "--disable-auto-save" to disable this feature. If the filename contains the pound sign character (#), then the filename will be sequenced with a number replacing the #. For example, if the file

is "restart#.do", then the first time it will create the file "restart1.do" and the second time it will create "restart2.do", and so forth.

Section [vsim]

Syntax

```
ShutdownFile = <filename>.do | <filename>#.do | --disable-auto-save}
```

<filename>.do — A user defined filename.

<filename>#.do — A user defined filename with a sequencing character.

--disable-auto-save — Disables auto save.

SignalSpyPathSeparator

This variable specifies a unique path separator for the Signal Spy functions. The argument to SignalSpyPathSeparator must not be the same character as the [DatasetSeparator](#) variable.

Section [vsim]

Syntax

```
SignalSpyPathSeparator = <character>
```

<character> — Any character except special characters, such as backslash (\), brackets ({ }), and so forth, where the default is to use the [PathSeparator](#) variable or a forward slash (/).

Related Topics

[Signal Spy](#)

Startup

This variable specifies a simulation startup macro.

Section [vsim]

Syntax

```
Startup = {do <DO filename>}
```

<DO filename> — Any valid macro (do) file where the default is to comment out the line (;).

Related Topics

[do command](#)

[Using a Startup File](#)

std

This variable sets the path to the VHDL STD library.

Section [library]

Syntax

std = <path>

<path> — Any valid path where the default is \$MODEL_TECH/..std. May include environment variables.

std_developerskit

This variable sets the path to the libraries for Mentor Graphics standard developer's kit.

Section [library]

Syntax

std_developerskit = <path>

<path> — Any valid path where the default is \$MODEL_TECH/..std_developerskit. May include environment variables.

StdArithNoWarnings

This variable suppresses warnings generated within the accelerated Synopsys std_arith packages.

Section [vsim]

Syntax

StdArithNoWarnings = {0 | 1}

0 — Off (default)

1 — On

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

suppress

This variable suppresses the listed message numbers and/or message code strings (displayed in square brackets).

Section [msg_system]

Syntax

suppress = <msg_number>...

<msg_number>... — An unlimited list of message numbers, comma separated.

You can override this variable setting by specifying the [vcom](#), [vlog](#), or [vsim](#) command with the **-suppress** argument.

Related Topics

[verror](#) <msg number> prints a detailed description about a message number.

[Changing Message Severity Level](#)

[error](#), [fatal](#), [note](#), [warning](#)

sv_std

This variable sets the path to the SystemVerilog STD library.

Section [library]

Syntax

sv_std = <path>

<path> — Any valid path where the default is \$MODEL_TECH/../sv_std. May include environment variables.

SVFileExtensions

This variable defines one or more filename suffixes that identify a file as a SystemVerilog file. To insert white space in an extension, use a backslash (\) as a delimiter. To insert a backslash in an extension, use two consecutive back-slashes (\\).

Section [vlog]

Syntax

SVFileExtensions = sv svp svh

On — Uncomment the variable.

Off — Comment the variable (;).

Svlog

This variable instructs the vlog compiler to compile in SystemVerilog mode. This variable does not exist in the default *modelsim.ini* file, but is added when you select Use SystemVerilog in the Compile Options dialog box > Verilog and SystemVerilog tab.

Section [vlog]

Syntax

Svlog = {0 | 1}

0 — Off (default)

1 — On

synopsys

This variable sets the path to the accelerated arithmetic packages.

Section [vsim]

Syntax

synopsys = <path>

<path> — Any valid path where the default is \$MODEL_TECH/..synopsys. May include environment variables.

SyncCompilerFiles

This variable causes compilers to force data to be written to disk when files are closed.

Section [vcom]

Syntax

SyncCompilerFiles = {0 | 1}

0 — Off (default)

1 — On

TranscriptFile

This variable specifies a file for saving a command transcript. You can specify environment variables in the pathname.

Section [vsim]

Syntax

TranscriptFile = {<filename> | transcript}

<filename> — Any valid filename where transcript is the default.

Related Topics

[transcript file](#) command

[AssertFile](#)

UnbufferedOutput

This variable controls VHDL and Verilog files open for write.

Section [vsim]

Syntax

UnbufferedOutput = {0 | 1}

0 — Off, Buffered (default)

1 — On, Unbuffered

UserTimeUnit

This variable specifies the multiplier for simulation time units and the default time units for commands such as [force](#) and [run](#). Generally, you should set this variable to default, in which case it takes the value of the [Resolution](#) variable.

Note



The value you specify for UserTimeUnit does not affect the display in the Wave window.

To change the time units for the X-axis in the Wave window, choose Wave > Wave Preferences > Grid & Timeline from the main menu and specify a value for Grid Period.

Section [vsim]

Syntax

UserTimeUnit = {<time_unit> | default}

<time_unit> — fs, ps, ns, us, ms, sec, or default.

Related Topics

[RunLength](#) variable.

verilog

This variable sets the path to the library containing VHDL/Verilog type mappings.

Section [library]

Syntax

verilog = <path>

<path> — Any valid path where the default is \$MODEL_TECH/../verilog. May include environment variables.

Veriuser

This variable specifies a list of dynamically loadable objects for Verilog PLI/VPI applications.

Section [vsim]

Syntax

Veriuser = <name>

<name> — One or more valid shared object names where the default is to comment out the variable.

Related Topics

[vsim -pli](#) restart command.

[Registering PLI Applications](#)

VHDL93

This variable enables support for VHDL language version.

Section [vcom]

Syntax

VHDL93 = {0 | 1 | 2 | 3 | 1987 | 1993 | 2002 | 2008}

- 0 — Support for VHDL-1987. You can also specify 1987.
- 1 — Support for VHDL-1993. You can also specify 1993.
- 2 — Support for VHDL-2002 (default). You can also specify 2002.
- 3 — Support for VHDL-2008. You can also specify 2008.

You can override this variable by specifying [vcom {-87 | -93 | -2002 | -2008}](#).

vital2000

This variable sets the path to the VITAL 2000 library.

Section [library]

Syntax

vital2000 = <path>

<path> — Any valid path where the default is \$MODEL_TECH/../vital2000. May include environment variables.

vlog95compat

This variable instructs ModelSim to disable SystemVerilog and Verilog 2001 support, making the compiler revert to IEEE Std 1364-1995 syntax.

Section [vlog]

Syntax

vlog95compat = {0 | 1}

0 — Off (default)

1 — On

You can override this variable by specifying [vlog -vlog95compat](#).

WarnConstantChange

This variable controls whether a warning is issued when the change command changes the value of a VHDL constant or generic.

Section [vsim]

Syntax

WarnConstantChange = {0 | 1}

0 — Off

1 — On (default)

Related Topics

[change](#) command

warning

This variable changes the severity of the listed message numbers to "warning".

Section [msg_system]

Syntax

warning = <msg_number>...

<msg_number>... — An unlimited list of message numbers, comma separated.

You can override this variable setting by specifying the [vcom](#), [vlog](#), or [vsim](#) command with the **-warning** argument.

Related Topics

[verb](#) <msg number> prints a detailed description about a message number.

[error](#), [fatal](#), [note](#), [suppress](#)

[Changing Message Severity Level](#)

WaveSignalNameWidth

This variable controls the number of visible hierarchical regions of a signal name shown in the [Wave Window](#).

Section [vsim]

Syntax

WaveSignalNameWidth = <n>

<n> — Any non-negative integer where the default is 0 (display full path). 1 displays only the leaf path element, 2 displays the last two path elements, and so on.

You can override this variable by specifying [configure -signalnamewidth](#).

WLFCacheSize

This variable sets the number of megabytes for the WLF reader cache. WLF reader caching caches blocks of the WLF file to reduce redundant file I/O.

Section [vsim]

Syntax

WLFCacheSize = <n>

<n> — Any non-negative integer where the default is 0.

You can override this variable by specifying [vsim -wlfcachesize](#).

Related Topics

[WLF File Parameter Overview](#)

WLFCollapseMode

This variable controls when the WLF file records values.

Section [vsim]

Syntax

WLFCollapseMode = {0 | 1 | 2}

0 — Preserve all events and event order. Same as [vsim -wlfnocollapse](#).

1 — (default) Only record values of logged objects at the end of a simulator iteration.
Same as [vsim -wlfcollapsedelta](#).

2 — Only record values of logged objects at the end of a simulator time step. Same as [vsim -wlfcollapsetime](#).

You can override this variable by specifying [vsim {-wlfnocollapse | -wlfcollapsedelta | -wlfcollapsetime}](#).

Related Topics

[WLF File Parameter Overview](#)

WLFCOMPRESS

This variable enables WLF file compression.

Section [vsim]

Syntax

WLFCOMPRESS = {0 | 1}

0 — Off

1 — On (default)

You can override this variable by specifying [vsim -wlfnocompress](#).

Related Topics

[WLF File Parameter Overview](#)

[vsim -wlfcompress](#)

You can set this variable in the [The Runtime Options Dialog](#).

WLFDELETEONQUIT

This variable specifies whether a WLF file should be deleted when the simulation ends.

Section [vsim]

Syntax

WLFDELETEONQUIT = {0 | 1}

0 — Off (default), Do not delete.

1 — On

You can override this variable by specifying [vsim -wlfnodeleteonquit](#).

Related Topics

[WLF File Parameter Overview](#)

[vsim -wlfdeleteonquit](#)

You can set this variable in the [The Runtime Options Dialog](#).

WLFFilename

This variable specifies the default WLF file name.

Section [vsim]

Syntax

WLFFilename = {<filename> | *vsim.wlf*}

<filename> — User defined WLF file to create.

vsim.wlf — (default) filename

You can override this variable by specifying [vsim -wlf](#).

Related Topics

[WLF File Parameter Overview](#)

WLFIndex

This variable determines whether or not a WLF file should be indexed during simulation.

Section [vsim]

Syntax

WLFIndex = {0 | 1}

0 — Off

1 — On (default), Index.

WLFOptimize

This variable specifies whether the viewing of waveforms is optimized.

Section [vsim]

Syntax

WLFOptimize = {0 | 1}

0 — Off

1 — On (default)

You can override this variable by specifying [vsim -wlfnoopt](#).

Related Topics

[WLF File Parameter Overview](#)

[vsim -wlfopt](#)

WLFSaveAllRegions

This variable specifies the regions to save in the WLF file.

Section [vsim]

Syntax

WLFSaveAllRegions= {0 | 1}

0 — (default), Only save regions containing logged signals.

1 — Save all design hierarchy.

Related Topics

You can set this variable in the [The Runtime Options Dialog](#).

WLFSimCacheSize

This variable sets the number of megabytes for the WLF reader cache for the current simulation dataset only. WLF reader caching caches blocks of the WLF file to reduce redundant file I/O. This makes it easier to set different sizes for the WLF reader cache used during simulation, and those used during post-simulation debug. If neither [vsim -wlfsimcachesize](#), nor the WLFSimCacheSize variable is specified, the [WLFCacheSize](#) variable is used.

Section [vsim]

Syntax

WLFSimCacheSize = <n>

<n> — Any non-negative integer where the default is 0.

You can override this variable by specifying [vsim -wlfsimcachesize](#).

Related Topics

[WLF File Parameter Overview](#)

WLFSIZELIMIT

This variable limits the WLF file by size (as closely as possible) to the specified number of megabytes; if both size (WLFSIZELIMIT) and time (WLFTIMELIMIT) limits are specified the most restrictive is used.

Section [vsim]

Syntax

WLFSIZELIMIT = <n>

<n> — Any non-negative integer in units of MB where the default is 0 (unlimited).

You can override this variable by specifying [vsim -wlfslim](#).

Related Topics

[WLF File Parameter Overview](#)

[Limiting the WLF File Size](#)

WLFTIMELIMIT

This variable limits the WLF file by time (as closely as possible) to the specified amount of time. If both time and size limits are specified the most restrictive is used.

Section [vsim]

Syntax

WLFTIMELIMIT = <n>

<n> — Any non-negative integer in units of MB where the default is 0 (unlimited).

You can override this variable by specifying [vsim -wlftlim](#).

Related Topics

[WLF File Parameter Overview](#)

[Limiting the WLF File Size](#)

You can set this variable in the [The Runtime Options Dialog](#).

WLFUSETHREADS

This variable specifies whether the logging of information to the WLF file is performed using multithreading.

Section [vsim]

Syntax

`WLFUseThreads = {0 | 1}`

0 — Off, Windows systems only, or when one processor is available.

1 — On, Linux or Solaris systems only, with more than one processor on the system.

When this behavior is enabled, the logging of information is performed by the secondary processor while the simulation and other tasks are performed by the primary processor.

You can override this variable by specifying `vsim {-wlfthreads | -wlfnothreads}`.

ZeroIn

This variable instructs vsim to automatically invoke 0in ccl.

Sections [vcom], [vlog], [vsim]

Syntax

`ZeroIn = {0 | 1}`

0 — Off (default)

1 — On

You can override this variable by specifying `vsim -0in`.

ZeroInOptions

This variable passes options to 0in ccl.

Section [vcom], [vlog], [vsim]

Syntax

`ZeroInOptions = <option>`

`<option>` — Any valid 0-in options where the default is quotation marks ("").

You can override this variable by specifying `vsim -0in_options`.

Commonly Used modelsim.ini Variables

Several of the more commonly used *modelsim.ini* variables are further explained below.



Tip: When a design is loaded, you can use the `where` command to display which *modelsim.ini* or ModelSim Project File (.mpf) file is in use.

Common Environment Variables

You can use environment variables in an initialization file. Insert a dollar sign (\$) before the name of the environment variable so that its defined value is used. For example:

```
[Library]
work = $HOME/work_lib
test_lib = ./${TESTNUM}/work
...
[vsim]
IgnoreNote = ${IGNORE_ASSERTS}
IgnoreWarning = ${IGNORE_ASSERTS}
IgnoreError = 0
IgnoreFailure = 0
```

Note



The MODEL_TECH environment variable is a special variable that is set by ModelSim (it is not user-definable). ModelSim sets this value to the name of the directory from which the VCOM or VLOG compilers or the VSIM simulator was invoked. This directory is used by other ModelSim commands and operations to find the libraries.

Hierarchical Library Mapping

By adding an "others" clause to your *modelsim.ini* file, you can have a hierarchy of library mappings. If the ModelSim tools do not find a mapping in the *modelsim.ini* file, then they will search only the library section of the initialization file specified by the "others" clause. For example:

```
[Library]
asic_lib = /cae/asic_lib
work = my_work
others = /install_dir/modeltech/modelsim.ini
```

Since the file referred to by the "others" clause may itself contain an "others" clause, you can use this feature to chain a set of hierarchical INI files for library mappings.

Creating a Transcript File

A feature in the system initialization file allows you to keep a record of everything that occurs in the transcript: error messages, assertions, commands, command outputs, and so forth. To do this, set the value for the [TranscriptFile](#) line in the *modelsim.ini* file to the name of the file in which you would like to record the ModelSim history.

```
; Save the command window contents to this file
TranscriptFile = trnscrpt
```

You can prevent overwriting older transcript files by including a pound sign (#) in the name of the file. The simulator replaces the '#' character with the next available sequence number when saving a new transcript file.

When you invoke **vsim** using the default *modelsim.ini* file, a transcript file is opened in the current working directory. If you then change (cd) to another directory that contains a different *modelsim.ini* file with a **TranscriptFile** variable setting, the simulator continues to save to the original transcript file in the former location. You can change the location of the transcript file to the current working directory by:

- changing the preference setting (**Tools > Edit Preferences > By Name > Main > file**).
- using the [transcript file](#) command.

To limit the amount of disk space used by the transcript file, you can set the maximum size of the transcript file with the [transcript sizelimit](#) command.

You can disable the creation of the transcript file by using the following ModelSim command immediately after ModelSim starts:

```
transcript file ""
```

Using a Startup File

The system initialization file allows you to specify a command or a *.do* file that is to be executed after the design is loaded. For example:

```
; VSIM Startup command
Startup = do mystartup.do
```

The line shown above instructs ModelSim to execute the commands in the macro file named *mystartup.do*.

```
; VSIM Startup command
Startup = run -all
```

The line shown above instructs VSIM to run until there are no events scheduled.

See the [do](#) command for additional information on creating do files.

Turning Off Assertion Messages

You can turn off assertion messages from your VHDL code by setting a variable in the *modelsim.ini* file. This option was added because some utility packages print a huge number of warnings.

```
[vsim]
IgnoreNote = 1
IgnoreWarning = 1
IgnoreError = 1
IgnoreFailure = 1
```

Turning off Warnings from Arithmetic Packages

You can disable warnings from the Synopsys and numeric standard packages by adding the following lines to the [vsim] section of the *modelsim.ini* file.

```
[vsim]
NumericStdNoWarnings = 1
StdArithNoWarnings = 1
```

Force Command Defaults

The **force** command has **-freeze**, **-drive**, and **-deposit** arguments. When none of these is specified, then **-freeze** is assumed for unresolved signals and **-drive** is assumed for resolved signals. But if you prefer **-freeze** as the default for both resolved and unresolved signals, you can change the defaults in the *modelsim.ini* file.

```
[vsim]
; Default Force Kind
; The choices are freeze, drive, or deposit
DefaultForceKind = freeze
```

Restart Command Defaults

The **restart** command has **-force**, **-nobreakpoint**, **-nofcovers**, **-nolist**, **-nolog**, and **-nowave** options. You can set any of these as defaults by entering the following line in the *modelsim.ini* file:

DefaultRestartOptions = <options>

where <options> can be one or more of **-force**, **-nobreakpoint**, **-nofcovers**, **-nolist**, **-nolog**, and **-nowave**.

Example:

DefaultRestartOptions = -nolog -force

VHDL Standard

You can specify which version of the 1076 Std ModelSim follows by default using the **VHDL93** variable:

```
[vcom]
; VHDL93 variable selects language version as the default.
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
VHDL93 = 2002
```

Opening VHDL Files

You can delay the opening of VHDL files with an entry in the *INI* file if you wish. Normally VHDL files are opened when the file declaration is elaborated. If the [DelayFileOpen](#) option is enabled, then the file is not opened until the first read or write to that file.

```
[vsim]
DelayFileOpen = 1
```

Appendix B

Location Mapping

Pathnames to source files are recorded in libraries by storing the working directory from which the compile is invoked and the pathname to the file as specified in the invocation of the compiler. The pathname may be either a complete pathname or a relative pathname.

Referencing Source Files with Location Maps

ModelSim tools that reference source files from the library locate a source file as follows:

- If the pathname stored in the library is complete, then this is the path used to reference the file.
- If the pathname is relative, then the tool looks for the file relative to the current working directory. If this file does not exist, then the path relative to the working directory stored in the library is used.

This method of referencing source files generally works fine if the libraries are created and used on a single system. However, when multiple systems access a library across a network, the physical pathnames are not always the same and the source file reference rules do not always work.

Using Location Mapping

Location maps are used to replace prefixes of physical pathnames in the library with environment variables. The location map defines a mapping between physical pathname prefixes and environment variables.

ModelSim tools open the location map file on invocation if the [MGC_LOCATION_MAP](#) environment variable is set. If MGC_LOCATION_MAP is not set, ModelSim will look for a file named "*mgc_location_map*" in the following locations, in order:

- the current directory
- your home directory
- the directory containing the ModelSim binaries
- the ModelSim installation directory

Use these two steps to map your files:

1. Set the environment variable MGC_LOCATION_MAP to the path of your location map file.
2. Specify the mappings from physical pathnames to logical pathnames:

```
$SRC  
/home/vhdl/src  
/usr/vhdl/src  
  
$IEEE  
/usr/modeltech/ieee
```

Pathname Syntax

The logical pathnames must begin with \$ and the physical pathnames must begin with /. The logical pathname is followed by one or more equivalent physical pathnames. Physical pathnames are equivalent if they refer to the same physical directory (they just have different pathnames on different systems).

How Location Mapping Works

When a pathname is stored, an attempt is made to map the physical pathname to a path relative to a logical pathname. This is done by searching the location map file for the first physical pathname that is a prefix to the pathname in question. The logical pathname is then substituted for the prefix. For example, "/usr/vhdl/src/test.vhd" is mapped to "\$SRC/test.vhd". If a mapping can be made to a logical pathname, then this is the pathname that is saved. The path to a source file entry for a design unit in a library is a good example of a typical mapping.

For mapping from a logical pathname back to the physical pathname, ModelSim expects an environment variable to be set for each logical pathname (with the same name). ModelSim reads the location map file when a tool is invoked. If the environment variables corresponding to logical pathnames have not been set in your shell, ModelSim sets the variables to the first physical pathname following the logical pathname in the location map. For example, if you don't set the SRC environment variable, ModelSim will automatically set it to "/home/vhdl/src".

Mapping with TCL Variables

Two Tcl variables may also be used to specify alternative source-file paths; SourceDir and SourceMap. You would define these variables in a *modelsim.tcl* file. See [The modelsim.tcl File](#) for details.

Appendix C

Error and Warning Messages

Message System

The ModelSim message system helps you identify and troubleshoot problems while using the application. The messages display in a standard format in the Transcript pane. Accordingly, you can also access them from a saved transcript file (see [Saving the Transcript File](#) for more details).

Message Format

The format for the messages is:

```
** <SEVERITY LEVEL>: ( [ <Tool>[ -<Group> ]-<MsgNum> ) <Message>
```

- **SEVERITY LEVEL** — may be one of the following:

Table C-1. Severity Level Types

severity level	meaning
Note	This is an informational message.
Warning	There may be a problem that will affect the accuracy of your results.
Error	The tool cannot complete the operation.
Fatal	The tool cannot complete execution.

- **Tool** — indicates which ModelSim tool was being executed when the message was generated. For example, tool could be vcom, vdel, vsim, and so forth.
- **Group** — indicates the topic to which the problem is related. For example group could be PLI, VCD, and so forth.

Example

```
# ** Error: (vsim-PLI-3071) ./src/19/testfile(77): $fdumplimit : Too few arguments.
```

Getting More Information

Each message is identified by a unique MsgNum id. You can access additional information about a message using the unique id and the **verror** command. For example:

```
% verror 3071
Message # 3071:
Not enough arguments are being passed to the specified system task or
function.
```

Changing Message Severity Level

You can suppress or change the severity of notes, warnings, and errors that come from **vcom**, **vlog**, and **vsim**. You cannot change the severity of or suppress Fatal or Internal messages.

There are three ways to modify the severity of or suppress notes, warnings, and errors:

- Use the **-error**, **-fatal**, **-note**, **-suppress**, and **-warning** arguments to **vcom**, **vlog**, or **vsim**. See the command descriptions in the Reference Manual for details on those arguments.
- Use the **suppress** command.
- Set a permanent default in the [msg_system] section of the *modelsim.ini* file. See [modelsim.ini Variables](#) for more information.

Suppressing Warning Messages

You can suppress some warning messages. For example, you may receive warning messages about unbound components about which you are not concerned.

Suppressing VCOM Warning Messages

Use the **-nowarn <category_number>** argument with the **vcom command** to suppress a specific warning message. For example:

```
vcom -nowarn 1
```

suppresses unbound component warning messages.

Alternatively, warnings may be disabled for all compiles via the Main window **Compile > Compile Options** menu selections or the *modelsim.ini* file (see [modelsim.ini Variables](#)).

The warning message category numbers are:

```
1 = unbound component
2 = process without a wait statement
3 = null range
4 = no space in time literal
5 = multiple drivers on unresolved signal
6 = VITAL compliance checks ("VitalChecks" also works)
7 = VITAL optimization messages
8 = lint checks
9 = signal value dependency at elaboration
10 = VHDL-1993 constructs in VHDL-1987 code
13 = constructs that coverage can't handle
```

14 = locally static error deferred until simulation run

These numbers are unrelated to **vcom** arguments that are specified by numbers, such as **vcom -87** – which disables support for VHDL-1993 and 2002.

Suppressing VLOG Warning Messages

As with the **vcom** command, you can use the **-nowarn <category_number>** argument with the **vlog** command to suppress a specific warning message. The warning message category numbers for **vlog** are:

12 = non-LRM compliance in order to match Cadence behavior
13 = constructs that coverage can't handle

Or, you can use the **+nowarn<CODE>** argument with the **vlog** command to suppress a specific warning message. Warnings that can be disabled include the <CODE> name in square brackets in the warning message. For example:

vlog +nowarnDECAY

suppresses decay warning messages.

Suppressing VSIM Warning Messages

Use the **+nowarn<CODE>** argument to **vsim** to suppress a specific warning message. Warnings that can be disabled include the <CODE> name in square brackets in the warning message. For example:

vsim +nowarnTFMPC

suppresses warning messages about too few port connections.

Exit Codes

The table below describes exit codes used by ModelSim tools.

Table C-2. Exit Codes

Exit code	Description
0	Normal (non-error) return
1	Incorrect invocation of tool
2	Previous errors prevent continuing
3	Cannot create a system process (execv, fork, spawn, and so forth.)

Table C-2. Exit Codes

Exit code	Description
4	Licensing problem
5	Cannot create/open/find/read/write a design library
6	Cannot create/open/find/read/write a design unit
7	Cannot open/read/write/dup a file (open, lseek, write, mmap, munmap, fopen, fdopen, fread, dup2, and so forth.)
8	File is corrupted or incorrect type, version, or format of file
9	Memory allocation error
10	General language semantics error
11	General language syntax error
12	Problem during load or elaboration
13	Problem during restore
14	Problem during refresh
15	Communication problem (Cannot create/read/write/close pipe/socket)
16	Version incompatibility
19	License manager not found/unreadable/unexecutable (vlm/mgvlm)
42	Lost license
43	License read/write failure
44	Modeltech daemon license checkout failure #44
45	Modeltech daemon license checkout failure #45
90	Assertion failure (SEVERITY_QUIT)
99	Unexpected error in tool
100	GUI Tcl initialization failure
101	GUI Tk initialization failure
102	GUI IncrTk initialization failure
111	X11 display error
202	Interrupt (SIGINT)
204	Illegal instruction (SIGILL)
205	Trace trap (SIGTRAP)
206	Abort (SIGABRT)

Table C-2. Exit Codes

Exit code	Description
208	Floating point exception (SIGFPE)
210	Bus error (SIGBUS)
211	Segmentation violation (SIGSEGV)
213	Write on a pipe with no reader (SIGPIPE)
214	Alarm clock (SIGALRM)
215	Software termination signal from kill (SIGTERM)
216	User-defined signal 1 (SIGUSR1)
217	User-defined signal 2 (SIGUSR2)
218	Child status change (SIGCHLD)
230	Exceeded CPU limit (SIGXCPU)
231	Exceeded file size limit (SIGXFSZ)

Miscellaneous Messages

This section describes miscellaneous messages which may be associated with ModelSim.

Compilation of DPI Export TFs Error

```
# ** Fatal: (vsim-3740) Can't locate a C compiler for compilation of
DPI export tasks/functions.
```

- Description — ModelSim was unable to locate a C compiler to compile the DPI exported tasks or functions in your design.
- Suggested Action — Make sure that a C compiler is visible from where you are running the simulation.

Empty port name warning

```
# ** WARNING: [8] <path/file_name>: empty port name in port list.
```

- Description — ModelSim reports these warnings if you use the **-lint** argument to [vlog](#). It reports the warning for any NULL module ports.
- Suggested action — If you wish to ignore this warning, do not use the **-lint** argument.

Lock message

```
waiting for lock by user@user. Lockfile is <library_path>/_lock
```

- Description — The `_lock` file is created in a library when you begin a compilation into that library, and it is removed when the compilation completes. This prevents simultaneous updates to the library. If a previous compile did not terminate properly, ModelSim may fail to remove the `_lock` file.
- Suggested action — Manually remove the `_lock` file after making sure that no one else is actually using that library.

Metavalue detected warning

Warning: NUMERIC_STD.">": metavalue detected, returning FALSE

- Description — This warning is an assertion being issued by the IEEE **numeric_std** package. It indicates that there is an 'X' in the comparison.
- Suggested action — The message does not indicate which comparison is reporting the problem since the assertion is coming from a standard package. To track the problem, note the time the warning occurs, restart the simulation, and run to one time unit before the noted time. At this point, start stepping the simulator until the warning appears. The location of the blue arrow in a Source window will be pointing at the line following the line with the comparison.

These messages can be turned off by setting the **NumericStdNoWarnings** variable to 1 from the command line or in the *modelsim.ini* file.

Sensitivity list warning

signal is read by the process but is not in the sensitivity list

- Description — ModelSim outputs this message when you use the **-check_synthesis** argument to **vcom**. It reports the warning for any signal that is read by the process but is not in the sensitivity list.
- Suggested action — There are cases where you may purposely omit signals from the sensitivity list even though they are read by the process. For example, in a strictly sequential process, you may prefer to include only the clock and reset in the sensitivity list because it would be a design error if any other signal triggered the process. In such cases, your only option is to not use the **-check_synthesis** argument.

Tcl Initialization error 2

```
Tcl_Init Error 2 : Can't find a usable Init.tcl in the following
                   directories :
                   ./tcl/tcl8.3 .
```

- Description — This message typically occurs when the base file was not included in a Unix installation. When you install ModelSim, you need to download and install 3 files from the ftp site. These files are:

`modeltech-base.mis`

```
modeltech-docs.mis
install.<platform>
```

If you install only the <platform> file, you will not get the Tcl files that are located in the base file.

This message could also occur if the file or directory was deleted or corrupted.

- Suggested action — Reinstall ModelSim with all three files.

Too few port connections

```
# ** Warning (vsim-3017): foo.v(1422): [TFMPC] - Too few port
                           connections. Expected 2, found 1.
# Region: /foo/tb
```

- Description — This warning occurs when an instantiation has fewer port connections than the corresponding module definition. The warning doesn't necessarily mean anything is wrong; it is legal in Verilog to have an instantiation that doesn't connect all of the pins. However, someone that expects all pins to be connected would like to see such a warning.

Here are some examples of legal instantiations that will and will not cause the warning message.

Module definition:

```
module foo (a, b, c, d);
```

Instantiation that does not connect all pins but will not produce the warning:

```
foo inst1(e, f, g, ); // positional association
foo inst1(.a(e), .b(f), .c(g), .d()); // named association
```

Instantiation that does not connect all pins but will produce the warning:

```
foo inst1(e, f, g); // positional association
foo inst1(.a(e), .b(f), .c(g)); // named association
```

Any instantiation above will leave pin *d* unconnected but the first example has a placeholder for the connection. Here's another example:

```
foo inst1(e, , g, h);
foo inst1(.a(e), .b(), .c(g), .d(h));
```

- Suggested actions —
 - Check that there is not an extra comma at the end of the port list. (for example, model(a,b,)). The extra comma is legal Verilog and implies that there is a third port connection that is unnamed.
 - If you are purposefully leaving pins unconnected, you can disable these messages using the **+nowarnTFMPC** argument to vsim.

VSIM license lost

```
Console output:  
Signal 0 caught... Closing vsim vlm child.  
vsim is exiting with code 4  
FATAL ERROR in license manager  
  
transcript/vsim output:  
# ** Error: VSIM license lost; attempting to re-establish.  
#     Time: 5027 ns  Iteration: 2  
# ** Fatal: Unable to kill and restart license process.  
#     Time: 5027 ns  Iteration: 2
```

- Description — ModelSim queries the license server for a license at regular intervals. Usually these "License Lost" error messages indicate that network traffic is high, and communication with the license server times out.
- Suggested action — Anything you can do to improve network communication with the license server will probably solve or decrease the frequency of this problem.

Enforcing Strict 1076 Compliance

The optional **-pedanticerrors** argument to **vcom** enforces strict compliance to the IEEE 1076 Language Reference Manual (LRM) in the cases listed below. The default behavior for these cases is to issue an insuppressible warning message. If you compile with **-pedanticerrors**, the warnings change to an error, unless otherwise noted. Descriptions in quotes are actual warning/error messages emitted by **vcom**. As noted, in some cases you can suppress the warning using **-nowarn [level]**.

- Type conversion between array types, where the element subtypes of the arrays do not have identical constraints.
- "Extended identifier terminates at newline character (0xa)."
- "Extended identifier contains non-graphic character 0x%x."
- "Extended identifier \"%s\" contains no graphic characters."
- "Extended identifier \"%s\" did not terminate with backslash character."
- "An abstract literal and an identifier must have a separator between them."

This is for forming physical literals, which comprise an optional numeric literal, followed by a separator, followed by an identifier (the unit name). Warning is level 4, which means "-nowarn 4" will suppress it.

- In VHDL 1993 or 2002, a subprogram parameter was declared using VHDL 1987 syntax (which means that it was a class VARIABLE parameter of a file type, which is the only way to do it in VHDL 1987 and is illegal in later VHDLs). Warning is level 10.
- "Shared variables must be of a protected type." Applies to VHDL 2002 only.

- Expressions evaluated during elaboration cannot depend on signal values. Warning is level 9.
- "Non-standard use of output port '%s' in PSL expression." Warning is level 11.
- "Non-standard use of linkage port '%s' in PSL expression." Warning is level 11.
- Type mark of type conversion expression must be a named type or subtype, it can't have a constraint on it.
- When the actual in a PORT MAP association is an expression, it must be a (globally) static expression. The port must also be of mode IN.
- The expression in the CASE and selected signal assignment statements must follow the rules given in Section 8.8 of the 2002 VHDL LRM. In certain cases we can relax these rules, but **-pedanticerrors** forces strict compliance.
- A CASE choice expression must be a locally static expression. We allow it to be only globally static, but **-pedanticerrors** will check that it is locally static. Same rule for selected signal assignment statement choices. Warning level is 8.
- When making a default binding for a component instantiation, ModelSim's non-standard search rules found a matching entity. Section 5.2.2 of the 2002 VHDL LRM describes the standard search rules. Warning level is 1.
- Both FOR GENERATE and IF GENERATE expressions must be globally static. We allow non-static expressions unless **-pedanticerrors** is present.
- When the actual part of an association element is in the form of a conversion function call [or a type conversion], and the formal is of an unconstrained array type, the return type of the conversion function [type mark of the type conversion] must be of a constrained array subtype. We relax this (with a warning) unless **-pedanticerrors** is present when it becomes an error.
- OTHERS choice in a record aggregate must refer to at least one record element.
- In an array aggregate of an array type whose element subtype is itself an array, all expressions in the array aggregate must have the same index constraint, which is the element's index constraint. No warning is issued; the presence of **-pedanticerrors** will produce an error.
- Non-static choice in an array aggregate must be the only choice in the only element association of the aggregate.
- The range constraint of a scalar subtype indication must have bounds both of the same type as the type mark of the subtype indication.
- The index constraint of an array subtype indication must have index ranges each of whose both bounds must be of the same type as the corresponding index subtype.
- When compiling VHDL 1987, various VHDL 1993 and 2002 syntax is allowed. Use **-pedanticerrors** to force strict compliance. Warnings are all level 10.

- For a FUNCTION having a return type mark that denotes a constrained array subtype, a RETURN statement expression must evaluate to an array value with the same index range(s) and direction(s) as that type mark. This language requirement (Section 8.12 of the 2002 VHDL LRM) has been relaxed such that ModelSim displays only a compiler warning and then performs an implicit subtype conversion at run time.

To enforce the prior compiler behavior, use vcom -pedanticerrors.

Appendix D

Verilog Interfaces to C

This appendix describes the ModelSim implementation of the Verilog interfaces:

- Verilog PLI (Programming Language Interface)
- VPI (Verilog Procedural Interface)
- SystemVerilog DPI (Direct Programming Interface).

These three interfaces provide a mechanism for defining tasks and functions that communicate with the simulator through a C procedural interface. There are many third party applications available that interface to Verilog simulators through the PLI (see [Third Party PLI Applications](#)). In addition, you may write your own PLI/VPI/DPI applications.

Implementation Information

This chapter describes only the details of using the PLI/VPI/DPI with ModelSim Verilog and SystemVerilog.

- ModelSim SystemVerilog implements DPI as defined in IEEE Std P1800-2005.
- PLI Implementation — Verilog implements the PLI as defined in the IEEE Std 1364-2001, with the exception of the **acc_handle_datapath()** routine.
The **acc_handle_datapath()** routine is not implemented because the information it returns is more appropriate for a static timing analysis tool.
- VPI Implementation — The VPI is partially implemented as defined in the IEEE Std 1364-2005 and IEEE Std 1800-2005. The list of currently supported functionality can be found in the following file:

```
<install_dir>/docs/technotes/Verilog_VPI.note
```

The simulator allows you to specify whether it runs in a way compatible with the IEEE Std 1364-2001 object model or the combined IEEE Std 1364-2005/IEEE Std 1800-2005 object models. By default, the simulator uses the combined 2005 object models. This control is accessed through the **vsim -plicompatdefault** switch or the **PliCompatDefault** variable in the *modelsim.ini* file.

The following table outlines information you should know about when performing a simulation with VPI and HDL files using the two different object models.

Table D-1. VPI Compatibility Considerations

Simulator Compatibility: -plicompatdefault	VPI Files	HDL Files	Notes
2001	2001	2001	When your VPI and HDL are written based on the 2001 standard, be sure to specify, as an argument to vsim, “-plicompatdefault 2001”.
2005	2005	2005	When your VPI and HDL are written based on the 2005 standard, you do not need to specify any additional information to vsim because this is the default behavior
2001	2001	2005	New SystemVerilog objects in the HDL will be completely invisible to the application. This may be problematic, for example, for a delay calculator, which will not see SystemVerilog objects with delay on a net.
2001	2005	2001	It is possible to write a 2005 VPI that is backwards-compatible with 2001 behavior by using mode-neutral techniques. The simulator will reject 2005 requests if it is running in 2001 mode, so there may be VPI failures.
2001	2005	2005	You should only use this setup if there are other VPI libraries in use for which it is absolutely necessary to run the simulator in 2001-mode. This combination is not recommended when the simulator is capable of supporting the 2005 constructs.
2005	2001	2001	This combination is not recommended. You should change the -plicompatdefault argument to 2001.
2005	2001	2005	This combination is most likely to result in errors generated from the VPI as it encounters objects in the HDL that it does not understand.
2005	2005	2001	This combination should function without issues, as SystemVerilog is a superset of Verilog. All that is happening here is that the HDL design is not using the full subset of objects that both the simulator and VPI ought to be able to handle.

g++ Compiler Support for use with Interfaces

You must acquire the g++ compiler for your given platform as defined in the sections [Compiling and Linking C Applications for Interfaces](#) and [Compiling and Linking C++ Applications for Interfaces](#).

Registering PLI Applications

Each PLI application must register its system tasks and functions with the simulator, providing the name of each system task and function and the associated callback routines. Since many PLI applications already interface to Verilog-XL, ModelSim Verilog PLI applications make use of the same mechanism to register information about each system task and function in an array of s_tfcell structures. This structure is declared in the veriuser.h include file as follows:

```
typedef int (*p_tffn)();  
typedef struct t_tfcell {  
    short type; /* USERTASK, USERFUNCTION, or USERREALFUNCTION */  
    short data; /* passed as data argument of callback function */  
    p_tffn checktf; /* argument checking callback function */  
    p_tffn sizetf; /* function return size callback function */  
    p_tffn calltf; /* task or function call callback function */  
    p_tffn misctf; /* miscellaneous reason callback function */  
    char *tfname; /* name of system task or function */  
    /* The following fields are ignored by ModelSim Verilog */  
    int forwref;  
    char *tfveritool;  
    char *tferrmessage;  
    int hash;  
    struct t_tfcell *left_p;  
    struct t_tfcell *right_p;  
    char *namecell_p;  
    int warning_printed;  
} s_tfcell, *p_tfcell;
```

The various callback functions (checktf, sizetf, calltf, and misctf) are described in detail in the IEEE Std 1364. The simulator calls these functions for various reasons. All callback functions are optional, but most applications contain at least the calltf function, which is called when the system task or function is executed in the Verilog code. The first argument to the callback functions is the value supplied in the data field (many PLI applications don't use this field). The type field defines the entry as either a system task (USERTASK) or a system function that returns either a register (USERFUNCTION) or a real (USERREALFUNCTION). The tfname field is the system task or function name (it must begin with \$). The remaining fields are not used by ModelSim Verilog.

On loading of a PLI application, the simulator first looks for an init_usertfs function, and then a veriusertfs array. If init_usertfs is found, the simulator calls that function so that it can call mti_RegisterUserTF() for each system task or function defined. The mti_RegisterUserTF() function is declared in veriuser.h as follows:

```
void mti_RegisterUserTF(p_tfcell usertf);
```

The storage for each usertf entry passed to the simulator must persist throughout the simulation because the simulator de-references the usertf pointer to call the callback functions. We recommend that you define your entries in an array, with the last entry set to 0. If the array is named veriusertfs (as is the case for linking to Verilog-XL), then you don't have to provide an init_usertfs function, and the simulator will automatically register the entries directly from the array (the last entry must be 0). For example,

```
s_tfcell veriusertfs[] = {
    {usertask, 0, 0, 0, abc_calltf, 0, "$abc"},  

    {usertask, 0, 0, 0, xyz_calltf, 0, "$xyz"},  

    {0} /* last entry must be 0 */  
};
```

Alternatively, you can add an init_usertfs function to explicitly register each entry from the array:

```
void init_usertfs()  
{  
    p_tfcell usertf = veriusertfs;  
    while (usertf->type)  
        mti_RegisterUserTF(usertf++);  
}
```

It is an error if a PLI shared library does not contain a veriusertfs array or an init_usertfs function.

Since PLI applications are dynamically loaded by the simulator, you must specify which applications to load (each application must be a dynamically loadable library, see [Compiling and Linking C Applications for Interfaces](#)). The PLI applications are specified as follows (note that on a Windows platform the file extension would be .dll):

- As a list in the Veriuser entry in the *modelsim.ini* file:

Veriuser = pliapp1.so pliapp2.so pliappn.so

- As a list in the PLIOBJS environment variable:

% setenv PLIOBJS "pliapp1.so pliapp2.so pliappn.so"

- As a -pli argument to the simulator (multiple arguments are allowed):

-pli pliapp1.so -pli pliapp2.so -pli pliappn.so

The various methods of specifying PLI applications can be used simultaneously. The libraries are loaded in the order listed above. Environment variable references can be used in the paths to the libraries in all cases.

Registering VPI Applications

Each VPI application must register its system tasks and functions and its callbacks with the simulator. To accomplish this, one or more user-created registration routines must be called at simulation startup. Each registration routine should make one or more calls to `vpi_register_systf()` to register user-defined system tasks and functions and `vpi_register_cb()` to register callbacks. The registration routines must be placed in a table named `vlog_startup_routines` so that the simulator can find them. The table must be terminated with a 0 entry.

Example D-1. VPI Application Registration

```
PLI_INT32 MyFuncCalltf( PLI_BYTE8 *user_data )
{ ... }
PLI_INT32 MyFuncComplet tf( PLI_BYTE8 *user_data )
{ ... }
PLI_INT32 MyFuncSizetf( PLI_BYTE8 *user_data )
{ ... }
PLI_INT32 MyEndOfCompCB( p_cb_data cb_data_p )
{ ... }
PLI_INT32 MyStartOfSimCB( p_cb_data cb_data_p )
{ ... }
void RegisterMySystfs( void )
{
    vpiHandle tmpH;
    s_cb_data callback;
    s_vpi_systf_data systf_data;

    systf_data.type      = vpiSysFunc;
    systf_data.sysfunctype = vpiSizedFunc;
    systf_data.tfname   = "$myfunc";
    systf_data.calltf   = MyFuncCalltf;
    systf_data.complet tf = MyFuncComplet tf;
    systf_data.sizetf   = MyFuncSizetf;
    systf_data.user_data = 0;
    tmpH = vpi_register_systf( &systf_data );
    vpi_free_object(tmpH);

    callback.reason     = cbEndOfCompile;
    callback.cb_rtn     = MyEndOfCompCB;
    callback.user_data = 0;
    tmpH = vpi_register_cb( &callback );
    vpi_free_object(tmpH);

    callback.reason     = cbStartOfSimulation;
    callback.cb_rtn     = MyStartOfSimCB;
    callback.user_data = 0;
    tmpH = vpi_register_cb( &callback );
    vpi_free_object(tmpH);
}
```

```
void (*vlog_startup_routines[ ] ) () = {  
    RegisterMySystfs,  
    0      /* last entry must be 0 */  
};
```

Loading VPI applications into the simulator is the same as described in [Registering PLI Applications](#).

Using PLI and VPI Together

PLI and VPI applications can co-exist in the same application object file. In such cases, the applications are loaded at startup as follows:

- If an init_usertfs() function exists, then it is executed and only those system tasks and functions registered by calls to mti_RegisterUserTF() will be defined.
- If an init_usertfs() function does not exist but a veriusertfs table does exist, then only those system tasks and functions listed in the veriusertfs table will be defined.
- If an init_usertfs() function does not exist and a veriusertfs table does not exist, but a vlog_startup_routines table does exist, then only those system tasks and functions and callbacks registered by functions in the vlog_startup_routines table will be defined.

As a result, when PLI and VPI applications exist in the same application object file, they must be registered in the same manner. VPI registration functions that would normally be listed in a vlog_startup_routines table can be called from an init_usertfs() function instead.

Registering DPI Applications

DPI applications do not need to be registered. However, each DPI imported or exported task or function must be identified using SystemVerilog ‘import “DPI-C”’ or ‘export “DPI-C”’ syntax. Examples of the syntax follow:

```
export "DPI-C" task t1;  
task t1(input int i, output int o);  
. . .  
end task  
import "DPI-C" function void f1(input int i, output int o);
```

Your code must provide imported functions or tasks, compiled with an external compiler. An imported task must return an int value, "1" indicating that it is returning due to a disable, or "0" indicating otherwise.

These imported functions or objects may then be loaded as a shared library into the simulator with either the command line option **-sv_lib <lib>** or **-sv_liblist <bootstrap_file>**. For example,

```
vlog dut.v
gcc -shared -Bsymbolic -o imports.so imports.c
vsim -sv_lib imports top -do <do_file>
```


The **-sv_lib** option specifies the shared library name, without an extension. A file extension is added by the tool, as appropriate to your platform. For a list of file extensions accepted by platform, see [DPI File Loading](#).

You can also use the command line options **-sv_root** and **-sv_liblist** to control the process for loading imported functions and tasks. These options are defined in the IEEE Std P1800-2005 LRM.

DPI Use Flow

Correct use of ModelSim DPI depends on the flow presented in this section.

Figure D-1. DPI Use Flow Diagram



- Run `vlog` to generate a `dpiheader.h` file.

This file defines the interface between C and ModelSim for exported and imported tasks and functions. Though the `dpiheader.h` is a user convenience file rather than a requirement, including `dpiheader.h` in your C code can immediately solve problems caused by an improperly defined interface. An example command for creating the header file would be:

`vlog -dipiheader <dipiheader>.h files.v`

- Required for Windows only**; Run a preliminary invocation of `vsim` with the `-dpixportobj` switch.

Because of limitations with the linker/loader provided on Windows, this additional step is required. You must create the exported task/function compiled object file (*exportobj*) by running a preliminary vsim command, such as:

```
vsim -dpiexportobj exportobj top
```

3. Include the *dpiheader.h* file in your C code.

ModelSim recommends that any user DPI C code that accesses exported tasks/functions, or defines imported tasks/functions, should include the *dpiheader.h* file. This allows the C compiler to verify the interface between C and ModelSim.

4. Compile the C code into a shared object.

Compile your code, providing any *.a* or other *.o* files required.

For Windows users — In this step, the object file needs to be bound together with the *.obj* that you created using the **-dpiexportobj** switch, into a single *.dll* file.

5. Simulate the design.

When simulating, specify the name of the imported DPI C shared object (according to the SystemVerilog LRM). For example:

```
vsim -sv_lib <test> top
```

Integrating Export Wrappers into an Import Shared Object

Some workflows require you to generate export tf wrappers ahead of time with:

```
vsim -dpiexportobj <export_object_file>
```

In this case, you must manually integrate the resulting object code into the simulation by non-standard means, described as follows:

- Link the exportwrapper object file (*export_object_file*) directly into a shared object containing the DPI import code, and then load the shared object with **-sv_lib**. This process can only work in simple scenarios, specifically when there is only one **-sv_lib** library that calls exported SystemVerilog tasks or functions.
- Use the vsim **-gblso** switch to load the *export_object_file* before any import shared objects are loaded. This is the more general approach.

When you manually integrate the DPI *export_object_file* into the simulation database, the normal automatic integration flow must be disabled by using the vsim **-nodpiexports** option.

Another reason you may want to use this process is to simplify the set of shared objects that the OS is required to keep track of.

When Your DPI Export Function is Not Getting Called

This issue can arise in your C code due to the way the C linker resolves symbols. It happens if a name you choose for a SystemVerilog export function happens to match a function name in a custom, or even standard C library. In this case, your C compiler will bind calls to the function in that C library, rather than to the export function in the SystemVerilog simulator.

The symptoms of such a misbinding can be difficult to detect. Generally, the misbound function silently returns an unexpected or incorrect value.

To determine if you have this type of name aliasing problem, consult the C library documentation (either the online help or man pages) and look for function names that match any of your export function names. You should also review any other shared objects linked into your simulation and look for name aliases there. To get a comprehensive list of your export functions, you can use `vsim -dpiheader` option and review the generated header file.

Troubleshooting a Missing DPI Import Function

DPI uses C function linkage. If your DPI application is written in C++, it is important to remember to use `extern "C"` declaration syntax appropriately. Otherwise the C++ compiler will produce a mangled C++ name for the function, and the simulator is not able to locate and bind the DPI call to that function.

Also, if you do not use the **-Bs symbolic** argument on the command line for specifying a link, the system may bind to an incorrect function, resulting in unexpected behavior. For more information, see [Correct Linking of Shared Libraries with -Bs symbolic](#).

Simplified Import of Library Functions

In addition to the traditional method of importing FLI, PLI, and C library functions, a simplified method can be used: you can declare VPI and FLI functions as DPI-C imports. When you declare VPI and FLI functions as DPI-C imports, the DPI shared object is loaded at runtime automatically. Neither the C implementation of the import tf, nor the **-sv_lib** argument is required.

Also, on most platforms (see [Platform Specific Information](#)), you can declare most standard C library functions as DPI-C imports.

The following example is processed directly, without DPI C code:

```
package cmath;
    import "DPI-C" function real sin(input real x);
    import "DPI-C" function real sqrt(input real x);
endpackage

package fli;
    import "DPI-C" function mti_Cmd(input string cmd);
```

```

endpackage

module top;
    import cmath::*;
    import fli::*;
    int status, A;
    initial begin
        $display("sin(0.98) = %f", sin(0.98));
        $display("sqrt(0.98) = %f", sqrt(0.98));
        status = mti_Cmd("change A 123");
        $display("A = %ld, status = %ld", A, status);
    end
endmodule

```

To simulate, you would simply enter a command such as: **vsim top**.

Precompiled packages are available with that contain import declarations for certain commonly used C calls.

```
<installDir>/verilog_src/dpi_cpack/dpi_cpackages.sv
```

You do not need to compile this file, it is automatically available as a built-in part of the SystemVerilog simulator.

Platform Specific Information

On Windows, only FLI and PLI commands may be imported in this fashion. C library functions are not automatically importable. They must be wrapped in user DPI C functions, which are brought into the simulator using the **-sv_lib** argument.

Use Model for Locked Work Libraries

You may want to create the work library as a locked entity, which enables multiple users to simultaneously share the design library at runtime.

The **vsim** switch **-locklib** allows you to create a library that prevents compilers from recompiling or refreshing a target library.

To prevent **vsim** from creating objects in the library at runtime, the **vsim -dpiexportobj** flow is available on all platforms. Use this flow after compilation, but before you start simulation using the design library.

An example command sequence would be:

```

vlib work
vlog -dpiheader dpiheader.h test.sv
gcc -shared -Bsymbolic -o test.so test.c
vlib -locklib work
vsim -c -dpiexportobj work/_dpi/exportwrapper top

```

The work/_dpi/exportwrapper argument provides a basename for the shared object.

The library is now ready for simulation by multiple simultaneous users, as follows:

vsim top -sv_lib test

At runtime, **vsim** automatically checks to see if the file *work/_dpi/exportwrapper.so* is up-to-date with respect to its C source code. If it is out of date, an error message is issued and elaboration stops.

Making Verilog Function Calls from non-DPI C Models

Working in certain FLI or PLI C applications, you might want to interact with the simulator by directly calling Verilog DPI export functions. Such applications may include complex 3rd party integrations, or multi-threaded C test benches. Normally calls to export functions from PLI or FLI code are illegal. These calls are referred to as out-of-the-blue calls, since they do not originate in the controlled environment of a DPI import tf.

Calling C/C++ Functions Defined in PLI Shared Objects from DPI Code

In some instances you may need to share C/C++ code across different shared objects that contain PLI and/or DPI code. There are two ways you can achieve this goal:

- The easiest is to include the shared code in an object containing PLI code, and then make use of the **vsim -gblso** option.
- Another way is to define a standalone shared object that only contains shared function definitions, and load that using **vsim -gblso**. In this case, the process does not require PLI or DPI loading mechanisms, such as **-pli** or **-sv_lib**.

You should also take into consideration what happens when code in one global shared object needs to call code in another global shared object. In this case, place the **-gblso** argument for the calling code on the **vsim** command line *after* you place the **-gblso** argument for the called code. This is because **vsim** loads the files in the specified order and you must load called code before calling code in all cases.

Circular references aren't possible to achieve. If you have that kind of condition, you are better off combining the two shared objects into a single one.

For more information about this topic please refer to the section "[Loading Shared Objects with Global Symbol Visibility](#)".

Compiling and Linking C Applications for Interfaces

The following platform-specific instructions show you how to compile and link your PLI/VPI/DPI C applications so that they can be loaded by ModelSim. Various native C/C++ compilers are supported on different platforms. The gcc compiler is supported on all platforms.

The following PLI/VPI/DPI routines are declared in the include files located in the ModelSim *<install_dir>/include* directory:

- acc_user.h — declares the ACC routines
- veriuser.h — declares the TF routines
- vpi_user.h — declares the VPI routines
- svdpi.h — declares DPI routines

The following instructions assume that the PLI, VPI, or DPI application is in a single source file. For multiple source files, compile each file as specified in the instructions and link all of the resulting object files together with the specified link instructions.

Although compilation and simulation switches are platform-specific, loading shared libraries is the same for all platforms. For information on loading libraries for PLI/VPI see [PLI and VPI File loading](#). For DPI loading instructions, see [DPI File Loading](#).

Correct Linking of Shared Libraries with -Bs symbolic

In the examples shown throughout this appendix, the **-Bs symbolic** linker option is used with the compilation (**gcc** or **g++**) or link (**ld**) commands to correctly resolve symbols. This option instructs the linker to search for the symbol within the local shared library and bind to that symbol if it exists. If the symbol is not found within the library, the linker searches for the symbol within the vsimk executable and binds to that symbol, if it exists.

When using the **-Bs symbolic** option, the linker may warn about symbol references that are not resolved within the local shared library. It is safe to ignore these warnings, provided the symbols are present in other shared libraries or the vsimk executable. (An example of such a warning would be a reference to a common API call such as `vpi_printf()`).

Windows Platforms — C

- Microsoft Visual C 4.1 or Later

```
cl -c -I<install_dir>\modeltech\include app.c
link -dll -export:<init_function> app.obj <install_dir>\win32\mtipli.lib -out:app.dll
```

For the Verilog PLI, the `<init_function>` should be "init_usertfs". Alternatively, if there is no `init_usertfs` function, the `<init_function>` specified on the command line should be

"veriusertfs". For the Verilog VPI, the <init_function> should be "vlog_startup_routines". These requirements ensure that the appropriate symbol is exported, and thus ModelSim can find the symbol when it dynamically loads the DLL.

When executing **cl** commands in a DO file, use the **/NOLOGO** switch to prevent the Microsoft C compiler from writing the logo banner to stderr. Writing the logo causes Tcl to think an error occurred.

If you have Cygwin installed, make sure that the Cygwin *link.exe* executable is not in your search path ahead of the Microsoft Visual C *link* executable. If you mistakenly bind your dll's with the Cygwin *link.exe* executable, the *.dll* will not function properly. It may be best to rename or remove the Cygwin *link.exe* file to permanently avoid this scenario.

- MinGW gcc 3.2.3

```
gcc -c -I<install_dir>\include app.c
gcc -shared -Bsymbolic -o app.dll app.o -L<install_dir>\win32 -lmtipli
```

The ModelSim tool requires the use of the MinGW gcc compiler rather than the Cygwin gcc compiler. MinGW gcc is available on the ModelSim FTP site. Remember to add the path to your gcc executable in the Windows environment variables.

DPI Imports on Windows Platforms — C

When linking the shared objects, be sure to specify one “link -export” option for each DPI imported task or function in your linking command line. You can use the **-isymfile** argument from the [vlog](#) command to obtain a complete list of all imported tasks/functions expected by ModelSim.

As an alternative to specifying one -export option for each imported task or function, you can make use of the `__declspec(dllexport)` macro supported by Visual C. You can place this macro before every DPI import task or function declaration in your C source. All the marked functions will be available for use by [vsim](#) as DPI import tasks and functions.

DPI Flow for Exported Tasks and Functions on Windows Platforms

Since the Windows platform lacks the necessary runtime linking capabilities, you must perform an additional manual step in order to prepare shared objects containing calls to exported SystemVerilog tasks or functions. You need to invoke a special run of [vsim](#). The command is as follows:

```
vsim <top du list> -dpiexportobj <objname> <other args>
```

The **-dpiexportobj** generates an object file `<objname>.obj` that contains "glue" code for exported tasks and functions. You must add that object file to the link line for your *.dll*, listed after the other object files. For example, a link line for MinGW would be:

```
gcc -shared -Bsymbolic -o app.dll app.obj <objname>.obj
-L<install_dir>\modeltech\win32 -lmtipli
```

and a link line for Visual C would be:

```
link -dll -export:<init_function> app.obj <objname>.obj \
<install_dir>\modeltech\win32\mtipli.lib -out:app.dll
```

Compiling and Linking C++ Applications for Interfaces

ModelSim does not have direct support for any language other than standard C; however, C++ code can be loaded and executed under certain conditions.

Since ModelSim's PLI/VPI/DPI functions have a standard C prototype, you must prevent the C++ compiler from mangling the PLI/VPI/DPI function names. This can be accomplished by using the following type of extern:

```
extern "C"
{
    <PLI/VPI/DPI application function prototypes>
}
```

The header files *veriuser.h*, *acc_user.h*, and *vpi_user.h*, *svdpi.h*, and *dpiheader.h* already include this type of extern. You must also put the PLI/VPI/DPI shared library entry point (veriusertfs, init_usertfs, or vlog_startup_routines) inside of this type of extern.

You must also place an ‘extern “C”’ declaration immediately before the body of every import function in your C++ source code, for example:

```
extern "C"
int myimport(int i)
{
    vpi_printf("The value of i is %d\n", i);
}
```

The following platform-specific instructions show you how to compile and link your PLI/VPI/DPI C++ applications so that they can be loaded by ModelSim.

Although compilation and simulation switches are platform-specific, loading shared libraries is the same for all platforms. For information on loading libraries, see [DPI File Loading](#).

For PLI/VPI only

If *app.so* is not in your current directory you must tell Solaris where to search for the shared object. You can do this one of two ways:

- Add a path before *app.so* in the foreign attribute specification. (The path may include environment variables.)
- Put the path in a UNIX shell environment variable:
LD_LIBRARY_PATH_32= <library path without filename> (32-bit)

or

LD_LIBRARY_PATH_64= <library path without filename> (64-bit)

Windows Platforms — C++

- Microsoft Visual C++ 4.1 or Later

```
cl -c [-GX] -I<install_dir>\modeltech\include app.cxx
link -dll -export:<init_function> app.obj
          <install_dir>\modeltech\win32\mtipli.lib /out:app.dll
```

The **-GX** argument enables exception handling.

For the Verilog PLI, the **<init_function>** should be "init_usertfs". Alternatively, if there is no init_usertfs function, the **<init_function>** specified on the command line should be "veriusertfs". For the Verilog VPI, the **<init_function>** should be "vlog_startup_routines". These requirements ensure that the appropriate symbol is exported, and thus ModelSim can find the symbol when it dynamically loads the DLL.

When executing **cl** commands in a DO file, use the **/NOLOGO** switch to prevent the Microsoft C compiler from writing the logo banner to stderr. Writing the logo causes Tcl to think an error occurred.

If you have Cygwin installed, make sure that the Cygwin *link.exe* executable is not in your search path ahead of the Microsoft Visual C *link* executable. If you mistakenly bind your dll's with the Cygwin *link.exe* executable, the *.dll* will not function properly. It may be best to rename or remove the Cygwin *link.exe* file to permanently avoid this scenario.

- MinGW C++ Version 3.2.3

```
g++ -c -I<install_dir>\modeltech\include app.cpp
g++ -shared -Bsymbolic -o app.dll app.o -L<install_dir>\modeltech\win32 -lmtipli
```

ModelSim requires the use of the MinGW gcc compiler rather than the Cygwin gcc compiler.

DPI Imports on Windows Platforms — C++

When linking the shared objects, be sure to specify one -export option for each DPI imported task or function in your linking command line. You can use Verilog's **-isymfile** option to obtain a complete list of all imported tasks and functions expected by ModelSim.

DPI Special Flow for Exported Tasks and Functions

Since the Windows platform lacks the necessary runtime linking capabilities, you must perform an additional manual step in order to compile the HDL source files into the shared object file. You need to invoke a special run of vsim. The command is as follows:

```
vsim <top du list> -dpiexportobj <objname> <other args>
```

The -dpielexportobj generates the object file <objname>.obj that contains "glue" code for exported tasks and functions. You must add that object file to the link line, listed after the other object files. For example, if the object name was *dpi1*, the link line for MinGW would be:

```
g++ -shared -Bsymbolic -o app.dll app.obj <objname>.obj
-L<install_dir>\modeltech\win32 -lmtipli
```

Specifying Application Files to Load

PLI and VPI file loading is identical. DPI file loading uses switches to the **vsim** command.

PLI and VPI File loading

The PLI/VPI applications are specified as follows:

- As a list in the Veriuser entry in the *modelsim.ini* file:

Veriuser = pliapp1.so pliapp2.so pliappn.so

- As a list in the PLIOBJS environment variable:

% setenv PLIOBJS "pliapp1.so pliapp2.so pliappn.so"

- As a **-pli** argument to the simulator (multiple arguments are allowed):

-pli pliapp1.so -pli pliapp2.so -pli pliappn.so

Note

On Windows platforms, the file names shown above should end with *.dll* rather than *.so*.

The various methods of specifying PLI/VPI applications can be used simultaneously. The libraries are loaded in the order listed above. Environment variable references can be used in the paths to the libraries in all cases.

See also [modelsim.ini Variables](#) for more information on the *modelsim.ini* file.

DPI File Loading

DPI applications are specified to **vsim** using the following SystemVerilog arguments:

Table D-2. vsim Arguments for DPI Application

Argument	Description
-sv_lib <name>	specifies a library name to be searched and used. No filename extensions must be specified. (The extensions ModelSim expects are: <i>.dll</i> for Win32, <i>.so</i> for all other platforms.)
-sv_root <name>	specifies a new prefix for shared objects as specified by -sv_lib

Table D-2. vsim Arguments for DPI Application

Argument	Description
-sv_liblist	specifies a “bootstrap file” to use

When the simulator finds an imported task or function, it searches for the symbol in the collection of shared objects specified using these arguments.

For example, you can specify the DPI application as follows:

```
vsim -sv_lib dpiapp1 -sv_lib dpiapp2 -sv_lib dpiappn top
```

It is a mistake to specify DPI import tasks and functions (tf) inside PLI/VPI shared objects. However, a DPI import tf can make calls to PLI/VPI C code, providing that **vsim -gblso** was used to mark the PLI/VPI shared object with global symbol visibility. See [Loading Shared Objects with Global Symbol Visibility](#).

Loading Shared Objects with Global Symbol Visibility

On Unix platforms you can load shared objects such that all symbols in the object have global visibility. To do this, use the **-gblso** argument to **vsim** when you load your PLI/VPI application. For example:

```
vsim -pli obj1.so -pli obj2.so -gblso obj1.so top
```

The **-gblso** argument works in conjunction with the `GlobalSharedObjectList` variable in the `modelsim.ini` file. This variable allows user C code in other shared objects to refer to symbols in a shared object that has been marked as global. All shared objects marked as global are loaded by the simulator earlier than any non-global shared objects.

PLI Example

The following example is a trivial, but complete PLI application.

```
hello.c:
#include "veriuser.h"
static PLI_INT32 hello()
{
    io_printf("Hi there\n");
    return 0;
}
s_tfcell veriusertfs[] = {
    {usertask, 0, 0, 0, hello, 0, "$hello"}, 
    {0} /* last entry must be 0 */
};

hello.v:
module hello;
    initial $hello;
endmodule
Compile the PLI code for the Solaris operating system:
```

```
% cc -c -I<install_dir>/modeltech/include hello.c
% ld -G -Bsymbolic -o hello.sl hello.o
Compile the Verilog code:
% vlib work
% vlog hello.v
Simulate the design:
% vsim -c -pli hello.sl hello
# Loading work.hello
# Loading ./hello.sl
VSIM 1> run -all
# Hi there
VSIM 2> quit
```

VPI Example

The following example is a trivial, but complete VPI application. A general VPI example can be found in <install_dir>/modeltech/examples/verilog/vpi.

hello.c:

```
#include "vpi_user.h"
static PLI_INT32 hello(PLI_BYTE8 * param)
{
    vpi_printf( "Hello world!\n" );
    return 0;
}
void RegisterMyTfs( void )
{
    s_vpi_systf_data systf_data;
    vpiHandle systf_handle;
    systf_data.type      = vpiSysTask;
    systf_data.sysfunctype = vpiSysTask;
    systf_data.tfname     = "$hello";
    systf_data.calltf     = hello;
    systf_data.compiletf   = 0;
    systf_data.sizetf     = 0;
    systf_data.user_data   = 0;
    systf_handle = vpi_register_systf( &systf_data );
    vpi_free_object( systf_handle );
}
void (*vlog_startup_routines[])( ) = {
    RegisterMyTfs,
    0
};
hello.v:
module hello;
    initial $hello;
endmodule
Compile the VPI code for the Solaris operating system:
% gcc -c -I<install_dir>/include hello.c
% gcc -shared -Bsymbolic -o hello.sl hello.o
Compile the Verilog code:
% vlib work
% vlog hello.v
Simulate the design:
```

```
% vsim -c -pli hello.sl hello
# Loading work.hello
# Loading ./hello.sl
VSIM 1> run -all
# Hello world!
VSIM 2> quit
```

DPI Example

The following example is a trivial but complete DPI application. For win32 platforms an additional step is required. For additional examples, see the `<install_dir>/modeltech/examples/systemverilog/dpi` directory.

```
hello_c.c:
#include "svdpi.h"
#include "dpiheader.h"
int c_task(int i, int *o)
{
    printf("Hello from c_task()\n");
    verilog_task(i, o); /* Call back into Verilog */
    *o = i;
    return(0); /* Return success (required by tasks) */
}
hello.v:
module hello_top;
    int ret;
    export "DPI-C" task verilog_task;
    task verilog_task(input int i, output int o);
        #10;
        $display("Hello from verilog_task()");
    endtask
    import "DPI-C" context task c_task(input int i, output int o);
    initial
    begin
        c_task(1, ret); // Call the c task named 'c_task()'
    end
endmodule
Compile the Verilog code:
% vlib work
% vlog -sv -dpiheader dpiheader.h hello.v
Compile the DPI code for the Solaris operating system:
% gcc -c -I<install_dir>/include hello_c.c
% gcc -shared -Bsymbolic -o hello_c.so hello_c.o
Simulate the design:
% vsim -c -sv_lib hello_c hello_top -do "run -all; quit -f"
# Loading work.hello_c
# Loading ./hello_c.so
VSIM 1> run -all
# Hello from c_task()
# Hello from verilog_task()
VSIM 2> quit
```

The PLI Callback reason Argument

The second argument to a PLI callback function is the reason argument. The values of the various reason constants are defined in the *veriuser.h* include file. See IEEE Std 1364 for a description of the reason constants. The following details relate to ModelSim Verilog, and may not be obvious in the IEEE Std 1364. Specifically, the simulator passes the reason values to the miscf callback functions under the following circumstances:

`reason_endofcompile`

For the completion of loading the design.

`reason_finish`

For the execution of the \$finish system task or the **quit** command.

`reason_startofsave`

For the start of execution of the **checkpoint** command, but before any of the simulation state has been saved. This allows the PLI application to prepare for the save, but it shouldn't save its data with calls to `tf_write_save()` until it is called with `reason_save`.

`reason_save`

For the execution of the **checkpoint** command. This is when the PLI application must save its state with calls to `tf_write_save()`.

`reason_startofrestart`

For the start of execution of the **restore** command, but before any of the simulation state has been restored. This allows the PLI application to prepare for the restore, but it shouldn't restore its state with calls to `tf_read_restart()` until it is called with `reason_restart`. The `reason_startofrestart` value is passed only for a restore command, and not in the case that the simulator is invoked with -restore.

`reason_restart`

For the execution of the **restore** command. This is when the PLI application must restore its state with calls to `tf_read_restart()`.

`reason_reset`

For the execution of the **restart** command. This is when the PLI application should free its memory and reset its state. We recommend that all PLI applications reset their internal state during a restart as the shared library containing the PLI code might not be reloaded. (See the **-keeploaded** and **-keeploadedrestart** arguments to **vsim** for related information.)

`reason_endofreset`

For the completion of the **restart** command, after the simulation state has been reset but before the design has been reloaded.

`reason_interactive`

For the execution of the \$stop system task or any other time the simulation is interrupted and waiting for user input.

`reason_scope`

For the execution of the **environment** command or selecting a scope in the structure window. Also for the call to `acc_set_interactive_scope()` if the `callback_flag` argument is non-zero.

`reason_paramvc`

For the change of value on the system task or function argument.

`reason_synch`

For the end of time step event scheduled by `tf_synchronize()`.

`reason_rosynch`

For the end of time step event scheduled by `tf_rosynchronize()`.

`reason_reactivate`

For the simulation event scheduled by `tf_setdelay()`.

`reason_paramdrc`

Not supported in ModelSim Verilog.

`reason_force`

Not supported in ModelSim Verilog.

`reason_release`

Not supported in ModelSim Verilog.

`reason_disable`

Not supported in ModelSim Verilog.

The **sizetf** Callback Function

A user-defined system function specifies the width of its return value with the `sizetf` callback function, and the simulator calls this function while loading the design. The following details on the `sizetf` callback function are not found in the IEEE Std 1364:

- If you omit the `sizetf` function, then a return width of 32 is assumed.
- The `sizetf` function should return 0 if the system function return value is of Verilog type "real".
- The `sizetf` function should return -32 if the system function return value is of Verilog type "integer".

PLI Object Handles

Many of the object handles returned by the PLI ACC routines are pointers to objects that naturally exist in the simulation data structures, and the handles to these objects are valid throughout the simulation, even after the `acc_close()` routine is called. However, some of the objects are created on demand, and the handles to these objects become invalid after `acc_close()` is called. The following object types are created on demand in ModelSim Verilog:

```

accOperator (acc_handle_condition)
accWirePath (acc_handle_path)
accTerminal (acc_handle_terminal, acc_next_cell_load, acc_next_driver, and
acc_next_load)
accPathTerminal (acc_next_input and acc_next_output)
accTchkTerminal (acc_handle_tchkarg1 and acc_handle_tchkarg2)
accPartSelect (acc_handle_conn, acc_handle_pathin, and acc_handle_pathout)

```

If your PLI application uses these types of objects, then it is important to call `acc_close()` to free the memory allocated for these objects when the application is done using them.

If your PLI application places value change callbacks on `accRegBit` or `accTerminal` objects, *do not* call `acc_close()` while these callbacks are in effect.

Third Party PLI Applications

Many third party PLI applications come with instructions on using them with ModelSim Verilog. Even without the instructions, it is still likely that you can get it to work with ModelSim Verilog as long as the application uses standard PLI routines. The following guidelines are for preparing a Verilog-XL PLI application to work with ModelSim Verilog.

Generally, a Verilog-XL PLI application comes with a collection of object files and a `veriuser.c` file. The `veriuser.c` file contains the registration information as described above in [Registering PLI Applications](#). To prepare the application for ModelSim Verilog, you must compile the `veriuser.c` file and link it to the object files to create a dynamically loadable object (see [Compiling and Linking C Applications for Interfaces](#)). For example, if you have a `veriuser.c` file and a library archive `libapp.a` file that contains the application's object files, then the following commands should be used to create a dynamically loadable object for the Solaris operating system:

```
% cc -c -I<install_dir>/modeltech/include veriuser.c
% /usr/ccs/bin/ld -G -Bsymbolic -o app.sl veriuser.o libapp.a
```

The PLI application is now ready to be run with ModelSim Verilog. All that's left is to specify the resulting object file to the simulator for loading using the **Veriuser** entry in the `modesim.ini` file, the **-pli** simulator argument, or the `PLIOBJSL` environment variable (see [Registering PLI Applications](#)).

Support for VHDL Objects

The PLI ACC routines also provide limited support for VHDL objects in either an all VHDL design or a mixed VHDL/Verilog design. The following table lists the VHDL objects for which handles may be obtained and their type and fulltype constants:

Table D-3. Supported VHDL Objects

Type	Fulltype	Description
<code>accArchitecture</code>	<code>accArchitecture</code>	instantiation of an architecture

Table D-3. Supported VHDL Objects

Type	Fulltype	Description
accArchitecture	accEntityVitalLevel0	instantiation of an architecture whose entity is marked with the attribute VITAL_Level0
accArchitecture	accArchVitalLevel0	instantiation of an architecture which is marked with the attribute VITAL_Level0
accArchitecture	accArchVitalLevel1	instantiation of an architecture which is marked with the attribute VITAL_Level1
accArchitecture	accForeignArch	instantiation of an architecture which is marked with the attribute FOREIGN and which does not contain any VHDL statements or objects other than ports and generics
accArchitecture	accForeignArchMixed	instantiation of an architecture which is marked with the attribute FOREIGN and which contains some VHDL statements or objects besides ports and generics
accBlock	accBlock	block statement
accForLoop	accForLoop	for loop statement
accForeign	accShadow	foreign scope created by mti_CreateRegion()
accGenerate	accGenerate	generate statement
accPackage	accPackage	package declaration
accSignal	accSignal	signal declaration

The type and fulltype constants for VHDL objects are defined in the *acc_vhdl.h* include file. All of these objects (except signals) are scope objects that define levels of hierarchy in the structure window. Currently, the PLI ACC interface has no provision for obtaining handles to generics, types, constants, variables, attributes, subprograms, and processes.

IEEE Std 1364 ACC Routines

ModelSim Verilog supports the following ACC routines:

Table D-4. Supported ACC Routines

Routines		
acc_append_delays	acc_free	acc_next
acc_append_pulsere	acc_handle_by_name	acc_next_bit
acc_close	acc_handle_calling_mod_m	acc_next_cell
acc_collect	acc_handle_condition	acc_next_cell_load
acc_compare_handles	acc_handle_conn	acc_next_child
acc_configure	acc_handle_hiconn	acc_next_driver
acc_count	acc_handle_interactive_scope	acc_next_hiconn
acc_fetch_argc	acc_handle_loconn	acc_next_input
acc_fetch_argv	acc_handle_modpath	acc_next_load
acc_fetch_attribute	acc_handle_notifier	acc_next_loconn
acc_fetch_attribute_int	acc_handle_object	acc_next_modpath
acc_fetch_attribute_str	acc_handle_parent	acc_next_net
acc_fetch_defname	acc_handle_path	acc_next_output
acc_fetch_delay_mode	acc_handle_pathin	acc_next_parameter
acc_fetch_delays	acc_handle_pathout	acc_next_port
acc_fetch_direction	acc_handle_port	acc_next_portout
acc_fetch_edge	acc_handle_scope	acc_next_primitive
acc_fetch_fullname	acc_handle_simulated_net	acc_next_scope
acc_fetch_fulltype	acc_handle_tchk	acc_next_specparam
acc_fetch_index	acc_handle_tchkarg1	acc_next_tchk
acc_fetch_location	acc_handle_tchkarg2	acc_next_terminal
acc_fetch_name	acc_handle_terminal	acc_next_topmod
acc_fetch_paramtype	acc_handle_tfarg	acc_object_in_typelist
acc_fetch_paramval	acc_handle_itfarg	acc_object_of_type
acc_fetch_polarity	acc_handle_tfinst	acc_product_type
acc_fetch_precision	acc_initialize	acc_product_version
acc_fetch_pulsere		acc_release_object
acc_fetch_range		acc_replace_delays
acc_fetch_size		acc_replace_pulsere
acc_fetch_tfarg		acc_reset_buffer
acc_fetch_itfarg		acc_set_interactive_scope
acc_fetch_tfarg_int		acc_set_pulsere
acc_fetch_itfarg_int		acc_set_scope
acc_fetch_tfarg_str		acc_set_value
acc_fetch_itfarg_str		acc_vcl_add
acc_fetch_timescale_info		acc_vcl_delete
acc_fetch_type		acc_version
acc_fetch_type_str		
acc_fetch_value		

`acc_fetch_paramval()` cannot be used on 64-bit platforms to fetch a string value of a parameter. Because of this, the function `acc_fetch_paramval_str()` has been added to the PLI for this use. `acc_fetch_paramval_str()` is declared in `acc_user.h`. It functions in a manner similar to `acc_fetch_paramval()` except that it returns a `char *`. `acc_fetch_paramval_str()` can be used on all platforms.

IEEE Std 1364 TF Routines

ModelSim Verilog supports the following TF (task and function) routines;

Table D-5. Supported TF Routines

Routines		
io_mcdprintf	tf_getrealtime	tf_scale_longdelay
io_printf	tf_igetrealtime	tf_scale_realdelay
mc_scan_plusargs	tf_gettime	tf_setdelay
tf_add_long	tf_igettime	tf_isetdelay
tf_asynchoff	tf_gettimeprecision	tf_setlongdelay
tf_iasyntchoff	tf_igettimeprecision	tf_isetlongdelay
tf_asynchon	tf_gettimeunit	tf_setrealdelay
tf_iasyntchon	tf_igettimeunit	tf_isetrealdelay
tf_clearalldelays	tf_getworkarea	tf_setworkarea
tf_iclearalldelays	tf_igetworkarea	tf_isetworkarea
tf_compare_long	tf_long_to_real	tf_sizep
tf_copypvc_flag	tf_longtime_tosr	tf_isizep
tf_icopypvc_flag	tf_message	tf_spname
tf_divide_long	tf_mipname	tf_ispname
tf_dofinish	tf_imipname	tf_strdelputp
tf_dostop	tf_movepvc_flag	tf_istrdelputp
tf_error	tf_imovepvc_flag	tf_strgetp
tf_evaluatep	tf_multiply_long	tf_istrgetp
tf_ievaluatep	tf_nodeinfo	tf_strgettme
tf_exprinfo	tf_inodeinfo	tf_strlongdelputp
tf_iexprinfo	tf_nump	tf_istrlongdelputp
tf_getcstringp	tf_inump	tf_strrealdelputp
tf_igetcstringp	tf_propagatep	tf_istrrealdelputp
tf_getinstance	tf_ipropagatep	tf_subtract_long
tf_getlongp	tf_putstrgp	tf_synchronize
tf_igetlongp	tf_iputlongp	tf_isynchronize
tf_getlongtime	tf_putp	tf_testpvc_flag
tf_igetlongtime	tf_iputp	tf_itestpvc_flag
tf_getnextlongtime	tf_putrealp	tf_text
tf_getp	tf_iputrealp	tf_typep
tf_igetp	tf_read_restart	tf_itypep
tf_getpchange	tf_real_to_long	tf_unscale_longdelay
tf_igetpchange	tf_rosynchronize	tf_unscale_realdelay
tf_getrealp	tf_irosynchronize	tf_warning
tf_igetrealp		tf_write_save

SystemVerilog DPI Access Routines

ModelSim SystemVerilog supports all routines defined in the "svdpi.h" file defined in the IEEE Std 1800-2005.

Verilog-XL Compatible Routines

The following PLI routines are not defined in IEEE Std 1364, but ModelSim Verilog provides them for compatibility with Verilog-XL.

```
char *acc_decompile_exp(handle condition)
```

This routine provides similar functionality to the Verilog-XL **acc_decompile_expr** routine. The condition argument must be a handle obtained from the **acc_handle_condition** routine. The value returned by **acc_decompile_exp** is the string representation of the condition expression.

```
char *tf_dumpfilename(void)
```

This routine returns the name of the VCD file.

```
void tf_dumpflush(void)
```

A call to this routine flushes the VCD file buffer (same effect as calling **\$dumpflush** in the Verilog code).

```
int tf_getlongsimtime(int *aof_hightime)
```

This routine gets the current simulation time as a 64-bit integer. The low-order bits are returned by the routine, while the high-order bits are stored in the **aof_hightime** argument.

64-bit Support for PLI

The PLI function **acc_fetch_paramval()** cannot be used on 64-bit platforms to fetch a string value of a parameter. Because of this, the function **acc_fetch_paramval_str()** has been added to the PLI for this use. **acc_fetch_paramval_str()** is declared in **acc_user.h**. It functions in a manner similar to **acc_fetch_paramval()** except that it returns a **char ***. **acc_fetch_paramval_str()** can be used on all platforms.

Using 64-bit ModelSim with 32-bit Applications

If you have 32-bit PLI/VPI/DPI applications and wish to use 64-bit ModelSim, you will need to port your code to 64 bits by moving from the ILP32 data model to the LP64 data model. We strongly recommend that you consult the 64-bit porting guides for Sun.

PLI/VPI Tracing

The foreign interface tracing feature is available for tracing PLI and VPI function calls. Foreign interface tracing creates two kinds of traces: a human-readable log of what functions were called, the value of the arguments, and the results returned; and a set of C-language files that can be used to replay what the foreign interface code did.

The Purpose of Tracing Files

The purpose of the logfile is to aid you in debugging PLI or VPI code. The primary purpose of the replay facility is to send the replay files to support for debugging co-simulation problems, or debugging PLI/VPI problems for which it is impractical to send the PLI/VPI code. We still need you to send the VHDL/Verilog part of the design to actually execute a replay, but many problems can be resolved with the trace only.

Invoking a Trace

To invoke the trace, call `vsim` with the `-trace_foreign` argument:

Syntax

```
vsim
  -trace_foreign <action> [-tag <name>]
```

Arguments

`<action>`

Can be either the value 1, 2, or 3. Specifies one of the following actions:

Table D-6. Values for `<action>` Argument

Value	Operation	Result
1	create log only	writes a local file called "mti_trace_<tag>"
2	create replay only	writes local files called "mti_data_<tag>.c", "mti_init_<tag>.c", "mti_replay_<tag>.c" and "mti_top_<tag>.c"
3	create both log and replay	writes all above files

`-tag <name>`

Used to give distinct file names for multiple traces. Optional.

Examples

```
vsim -trace_foreign 1 mydesign
Creates a logfile.
```

```
vsim -trace_foreign 3 mydesign
Creates both a logfile and a set of replay files.
```

```
vsim -trace_foreign 1 -tag 2 mydesign
Creates a logfile with a tag of "2".
```

The tracing operations will provide tracing during all user foreign code-calls, including PLI/VPI user tasks and functions (calltf, checktf, sizetf and misctf routines), and Verilog VCL callbacks.

Debugging Interface Application Code

In order to debug your PLI/VPI/DPI application code in a debugger, you must first:

1. Compile the application code with debugging information (using the **-g** option) and without optimizations (for example, don't use the **-O** option).
2. Load **vsim** into a debugger.

Even though **vsim** is stripped, most debuggers will still execute it. You can invoke the debugger directly on **vsimk**, the simulation kernel where your application code is loaded (for example, "ddd `which vsimk`"), or you can attach the debugger to an already running **vsim** process. In the second case, you must attach to the PID for **vsimk**, and you must specify the full path to the **vsimk** executable (for example, "gdb <install_dir>/sunos5/vsimk 1234").

On Solaris and Linux systems you can use either **gdb** or **ddd**.

3. Set an entry point using breakpoint.

Since initially the debugger recognizes only **vsim**'s PLI/VPI/DPI function symbols, when invoking the debugger directly on **vsim** you need to place a breakpoint in the first PLI/VPI/DPI function that is called by your application code. An easy way to set an entry point is to put a call to `acc_product_version()` as the first executable statement in your application code. Then, after **vsim** has been loaded into the debugger, set a breakpoint in this function. Once you have set the breakpoint, run **vsim** with the usual arguments.

When the breakpoint is reached, the shared library containing your application code has been loaded.

4. In some debuggers, you must use the **share** command to load the application's symbols.

At this point all of the application's symbols should be visible. You can now set breakpoints in and single step through your application code.

Appendix E

Command and Keyboard Shortcuts

This appendix is a collection of the keyboard and command shortcuts available in the ModelSim GUI.

Command Shortcuts

- You may abbreviate command syntax, with the following limitation: the minimum number of characters required to execute a command are those that make it unique. Note that new commands may disable existing shortcuts. For this reason, ModelSim does not allow command name abbreviations in macro files. This minimizes your need to update macro files as new commands are added.
- You can enter multiple commands on one line if they are separated by semi-colons (;). For example:

```
vlog -nodebug=ports level3.v level2.v ; vlog -nodebug top.v
```

The return value of the last function executed is the only one printed to the transcript. This may cause some unexpected behavior in certain circumstances. Consider this example:

```
vsim -c -do "run 20 ; simstats ; quit -f" top
```

You probably expect the **simstats** results to display in the Transcript window, but they will not, because the last command is **quit -f**. To see the return values of intermediate commands, you must explicitly print the results. For example:

```
vsim -do "run 20 ; echo [simstats]; quit -f" -c top
```

Command History Shortcuts

You can review the simulator command history, or reuse previously entered commands with the following shortcuts at the ModelSim/VSIM prompt:

Table E-1. Command History Shortcuts

Shortcut	Description
!!	repeats the last command
!n	repeats command number n; n is the VSIM prompt number (for example, for this prompt: VSIM 12>, n =12)
!abc	repeats the most recent command starting with "abc"

Table E-1. Command History Shortcuts (cont.)

Shortcut	Description
<code>^xyz^ab^</code>	replaces "xyz" in the last command with "ab"
up arrow and down arrow keys	scrolls through the command history
click on prompt	left-click once on a previous ModelSim or VSIM prompt in the transcript to copy the command typed at that prompt to the active cursor
his or history	shows the last few commands (up to 50 are kept)

Main and Source Window Mouse and Keyboard Shortcuts

The following mouse actions and special keystrokes can be used to edit commands in the entry region of the Main window. They can also be used in editing the file displayed in the Source window and all **Notepad** windows (enter the **notepad** command within ModelSim to open the Notepad editor).

Table E-2. Mouse Shortcuts

Mouse - UNIX and Windows	Result
Click the left mouse button	relocate the cursor
Click and drag the left mouse button	select an area
Shift-click the left mouse button	extend selection
Double-click the left mouse button	select a word
Double-click and drag the left mouse button	select a group of words
Ctrl-click the left mouse button	move insertion cursor without changing the selection
Click the left mouse button on a previous ModelSim or VSIM prompt	copy and paste previous command string to current prompt
Click the middle mouse button	paste selection to the clipboard
Click and drag the middle mouse button	scroll the window

Table E-3. Keyboard Shortcuts

Keystrokes - UNIX and Windows	Result
Left Arrow Right Arrow	move cursor left or right one character

Table E-3. Keyboard Shortcuts (cont.)

Keystrokes - UNIX and Windows	Result
Ctrl + Left Arrow Ctrl + Right Arrow	move cursor left or right one word
Shift + Any Arrow	extend text selection
Ctrl + Shift + Left Arrow Ctrl + Shift + Right Arrow	extend text selection by one word
Up Arrow Down Arrow	Transcript window: scroll through command history Source window: move cursor one line up or down
Ctrl + Up Arrow Ctrl + Down Arrow	Transcript window: moves cursor to first or last line Source window: moves cursor up or down one paragraph
Ctrl + Home	move cursor to the beginning of the text
Ctrl + End	move cursor to the end of the text
Backspace Ctrl + h (UNIX only)	delete character to the left
Delete Ctrl + d (UNIX only)	delete character to the right
Esc (Windows only)	cancel
Alt	activate or inactivate menu bar mode
Alt-F4	close active window
Home Ctrl + a	move cursor to the beginning of the line
Ctrl + Shift + a	select all contents of active window
Ctrl + b	move cursor left
Ctrl + d	delete character to the right
End Ctrl + e	move cursor to the end of the line
Ctrl + f (UNIX) Right Arrow (Windows)	move cursor right one character
Ctrl + k	delete to the end of line
Ctrl + n	move cursor one line down (Source window only under Windows)
Ctrl + o (UNIX only)	insert a new line character at the cursor
Ctrl + p	move cursor one line up (Source window only under Windows)

Table E-3. Keyboard Shortcuts (cont.)

Keystrokes - UNIX and Windows	Result
Ctrl + s (UNIX) Ctrl + f (Windows)	find
Ctrl + t	reverse the order of the two characters on either side of the cursor
Ctrl + u	delete line
Page Down Ctrl + v (UNIX only)	move cursor down one screen
Ctrl + x	cut the selection
Ctrl + s Ctrl + x (UNIX Only)	save
Ctrl + v	paste the selection
Ctrl + a (Windows Only)	select the entire contents of the widget
Ctrl + \	clear any selection in the widget
Ctrl + - (UNIX) Ctrl + / (UNIX) Ctrl + z (Windows)	undoes previous edits in the Source window
Meta + < (UNIX only)	move cursor to the beginning of the file
Meta + > (UNIX only)	move cursor to the end of the file
Page Up Meta + v (UNIX only)	move cursor up one screen
Ctrl + c	copy selection
F3	Performs a Find Next action in the Source window.
F4 Shift+F4	Change focus to next pane in main window Change focus to previous pane in main window
F5 Shift+F5	Toggle between expanding and restoring size of pane to fit the entire main window Toggle on/off the pane headers.
F8	search for the most recent command that matches the characters typed (Main window only)
F9	run simulation
F10	continue simulation
F11 (Windows only)	single-step
F12 (Windows only)	step-over

The Main window allows insertions or pastes only after the prompt; therefore, you don't need to set the cursor when copying strings to the command line.

List Window Keyboard Shortcuts

Using the following keys when the mouse cursor is within the List window will cause the indicated actions:

Table E-4. List Window Keyboard Shortcuts

Key - UNIX and Windows	Action
Left Arrow	scroll listing left (selects and highlights the item to the left of the currently selected item)
Right Arrow	scroll listing right (selects and highlights the item to the right of the currently selected item)
Up Arrow	scroll listing up
Down Arrow	scroll listing down
Page Up Ctrl + Up Arrow	scroll listing up by page
Page Down Ctrl + Down Arrow	scroll listing down by page
Tab	searches forward (down) to the next transition on the selected signal
Shift + Tab	searches backward (up) to the previous transition on the selected signal
Shift + Left Arrow Shift + Right Arrow	extends selection left/right
Ctrl + f (Windows) Ctrl + s (UNIX)	opens the Find dialog box to find the specified item label within the list display

Wave Window Mouse and Keyboard Shortcuts

The following mouse actions and keystrokes can be used in the Wave window.

Table E-5. Wave Window Mouse Shortcuts

Mouse action¹	Result
Ctrl + Click left mouse button and drag	zoom area (in)

Table E-5. Wave Window Mouse Shortcuts

Mouse action ¹	Result
Ctrl + Click left mouse button and drag	zoom out
Ctrl + Click left mouse button and drag	zoom fit
Click left mouse button and drag	moves closest cursor
Ctrl + Click left mouse button on a scroll bar arrow	scrolls window to very top or bottom (vertical scroll) or far left or right (horizontal scroll)
Click middle mouse button in scroll bar (UNIX only)	scrolls window to position of click

1. If you choose **Wave > Mouse Mode > Zoom Mode**, you do not need to press the Ctrl key.

Table E-6. Wave Window Keyboard Shortcuts

Keystroke	Action
s	bring into view and center the currently active cursor
i Shift + i +	zoom in (mouse pointer must be over the cursor or waveform panes)
o Shift + o -	zoom out (mouse pointer must be over the cursor or waveform panes)
f Shift + f	zoom full (mouse pointer must be over the cursor or waveform panes)
l Shift + l	zoom last (mouse pointer must be over the cursor or waveform panes)
r Shift + r	zoom range (mouse pointer must be over the cursor or waveform panes)
m	zooms all open Wave windows to the zoom range of the active window.
Up Arrow Down Arrow	scrolls entire window up or down one line, when mouse pointer is over waveform pane scrolls highlight up or down one line, when mouse pointer is over pathname or values pane

Table E-6. Wave Window Keyboard Shortcuts

Keystroke	Action
Left Arrow	scroll pathname, values, or waveform pane left
Right Arrow	scroll pathname, values, or waveform pane right
Page Up	scroll waveform pane up by a page
Page Down	scroll waveform pane down by a page
Tab	search forward (right) to the next transition on the selected signal - finds the next edge
Shift + Tab	search backward (left) to the previous transition on the selected signal - finds the previous edge
Ctrl+G	automatically create a group for the selected signals by region with the name Group<n>. If you use this shortcut on signals for which there is already a “Group<n>” they will be placed in that region’s group rather than creating a new one.
Ctrl + F (Windows) Ctrl + S (UNIX)	open the find dialog box; searches within the specified field in the pathname pane for text strings
Ctrl + Left Arrow Ctrl + Right Arrow	scroll pathname, values, or waveform pane left or right by a page

Appendix F Setting GUI Preferences

The ModelSim GUI is programmed using Tcl/Tk. It is highly customizable. You can control everything from window size, position, and color to the text of window prompts, default output filenames, and so forth.

Most user GUI preferences are stored as Tcl variables in the *.modelsim* file on Unix/Linux platforms or the Registry on Windows platforms. The variable values save automatically when you exit ModelSim. Some of the variables are modified by actions you take with menus or windows (for example, resizing a window changes its geometry variable). Or, you can edit the variables directly either from the ModelSim> prompt or the Preferences dialog.

Customizing the Simulator GUI Layout

You can customize the layout of panes, windows, toolbars, and so forth.) This section discusses layouts and how they are used in ModelSim.

Layouts and Modes of Operation

ModelSim ships with four default layouts that correspond to three modes of operation.

Table F-1. Predefined GUI Layouts

Layout	Mode
NoDesign	a design is not yet loaded
Simulate	a design is loaded
Coverage	a design is loaded with code coverage enabled
VMgmt	an option to use when working with Verification Management

As you load and unload designs, ModelSim switches between the layouts.

Custom Layouts


You can create custom layouts or modify the four default layouts.

Creating Custom Layouts

To create a custom layout or modify one of the default layouts, follow these steps:

1. Rearrange the GUI as you see fit.
2. Select **Layout > Save Layout As**.

Figure F-1. Save Current Window Layout Dialog Box



3. Specify a new name or use an existing name to overwrite that layout.
4. Click OK.


The layout is saved to the *.modelsim* file (or Registry on Windows).

Assigning Layouts to Modes

You can assign which layout appears in each mode (no design loaded, design loaded, design loaded with coverage). Follow these steps:

1. Create your custom layouts as described above.
2. Select **Layout > Configure**.

Example F-1. Configure Window Layouts Dialog Box



3. Select a layout for each mode.
4. Click OK.

The layout assignment is saved to the *.modelsim* file (Registry on Windows).

Automatic Saving of Layouts

By default any changes you make to a layout are saved automatically for the current design when you exit the tool or when you change modes. For example, if you load a design with code coverage, rearrange some windows, and then quit the simulation, the changes are saved and associated with that current working directory.

Resetting Layouts to Their Defaults

You can reset the layouts for the three modes to their original defaults. Select **Layout > Reset**. This command does not delete custom layouts.

Simulator GUI Preferences


Simulator GUI preferences are stored by default either in the *.modelsim* file in your HOME directory on UNIX/Linux platforms or the Registry on Windows platforms.

Setting Preference Variables from the GUI


To edit a variable value from the GUI, select **Tools > Edit Preferences**.

The dialog organizes preferences into two tab groups: By Window and By Name. The By Window tab primarily allows you to change colors and fonts for various GUI objects. For example, if you want to change the color of the text in the Source window, do the following:


1. Select "Source Windows" from the Window List column.




2. Select "Text" from the Source Color Scheme column.



3. Click the type of text you want to change (Regular Text, Selected Text, Found Text, and so forth) from the Colors area.




4. Click the “Foreground” or “Background” color block.




5. Select a color from the palette.

To change the font type and/or size of the window selected in the Windows List column, use the Fonts section of the By Window tab that appears under “General Text Settings” ([Figure F-2](#)).

Figure F-2. Change Text Fonts for Selected Windows

You can also make global font changes to all GUI windows with the Fonts section of the By Window tab (Figure F-3).

Figure F-3. Making Global Font Changes**Table F-2. Global Fonts**

Global Font Name	Description
fixedFont	for all text in Source window and Notepad display, and in all text entry fields or boxes
footerFont	for all footer text that appears in footer of Main window and all undocked windows
menuFont	for all menu text
textFont	for Transcript window text and text in list boxes
treeFont	for all text that appears in any window that displays a hierarchical tree

The By Name tab lists every Tcl variable in a tree structure. The procedure for changing a Tcl variable is:

1. Expand the tree.
2. Highlight a variable.
3. Click **Change Value** to edit the current value.

Clicking **OK** or **Apply** at the bottom of the Preferences dialog changes the variable, and the change is saved when you exit ModelSim.

Saving GUI Preferences

GUI preferences are saved automatically when you exit the tool.

If you prefer to store GUI preferences elsewhere, set the **MODELSIM_PREFERENCES** environment variable to designate where these preferences are stored. Setting this variable causes ModelSim to use a specified path and file instead of the default location. Here are some additional points to keep in mind about this variable setting:

- The file does not need to exist before setting the variable as ModelSim will initialize it.
- If the file is read-only, ModelSim will not update or otherwise modify the file.
- This variable may contain a relative pathname, in which case the file is relative to the working directory at the time the tool is started.

The `modelsim.tcl` File

Previous versions saved user GUI preferences into a *modelsim.tcl* file. Current versions will still read in a *modelsim.tcl* file if it exists. ModelSim searches for the file as follows:

- use **MODELSIM_TCL** environment variable if it exists (if MODELSIM_TCL is a list of files, each file is loaded in the order that it appears in the list); else
- use `./modelsim.tcl`; else
- use `$(HOME)/modelsim.tcl` if it exists

Note that in versions 6.1 and later, ModelSim will save to the *.modelsim* file any variables it reads in from a *modelsim.tcl* file. The values from the *modelsim.tcl* file will override like variables in the *.modelsim* file.

Appendix G

System Initialization

ModelSim goes through numerous steps as it initializes the system during startup. It accesses various files and environment variables to determine library mappings, configure the GUI, check licensing, and so forth.

Files Accessed During Startup

The table below describes the files that are read during startup. They are listed in the order in which they are accessed.

Table G-1. Files Accessed During Startup

File	Purpose
<i>modelsim.ini</i>	contains initial tool settings; see modelsim.ini Variables for specific details on the <i>modelsim.ini</i> file
location map file	used by ModelSim tools to find source files based on easily reallocated "soft" paths; default file name is <i>mfc_location_map</i>
<i>pref.tcl</i>	contains defaults for fonts, colors, prompts, window positions, and other simulator window characteristics
.modelsim (UNIX) or Windows registry	contains last working directory, project file, printer defaults, and other user-customized GUI characteristics
<i>modelsim.tcl</i>	contains user-customized settings for fonts, colors, prompts, other GUI characteristics; maintained for backwards compatibility with older versions (see The modelsim.tcl File)
<i><project_name>.mpf</i>	if available, loads last project file which is specified in the registry (Windows) or <i>\$(HOME)/.modelsim</i> (UNIX); see What are Projects? for details on project settings

Initialization Sequence

The following list describes in detail ModelSim's initialization sequence. The sequence includes a number of conditional structures, the results of which are determined by the existence of certain files and the current settings of environment variables.

In the steps below, names in uppercase denote environment variables (except MTI_LIB_DIR which is a Tcl variable). Instances of `$(NAME)` denote paths that are determined by an environment variable (except `$(MTI_LIB_DIR)` which is determined by a Tcl variable).

1. Determines the path to the executable directory (`./modeltech/<platform>`). Sets MODEL_TECH to this path, *unless* MODEL_TECH_OVERRIDE exists, in which case MODEL_TECH is set to the same value as MODEL_TECH_OVERRIDE.

Environment Variables used: [MODEL_TECH](#), [MODEL_TECH_OVERRIDE](#)

2. Finds the `modelsim.ini` file by evaluating the following conditions:

- use \$MODELSIM (which specifies the directory location and name of a `modelsim.ini` file) if it exists; else
- use \$(MGC_WD)/`modelsim.ini`; else
- use `./modelsim.ini`; else
- use \$(MODEL_TECH)/`modelsim.ini`; else
- use \$(MODEL_TECH)/..`modelsim.ini`; else
- use \$(MGC_HOME)/lib/`modelsim.ini`; else
- set path to `./modelsim.ini` even though the file doesn't exist

Environment Variables used: [MODELSIM](#), [MGC_WD](#), [MGC_HOME](#)

You can determine which `modelsim.ini` file was used by executing the [where](#) command.

3. Finds the location map file by evaluating the following conditions:

- use MGC_LOCATION_MAP if it exists (if this variable is set to "no_map", ModelSim skips initialization of the location map); else
- use `mgc_location_map` if it exists; else
- use \$(HOME)/`mgc/mgc_location_map`; else
- use \$(HOME)/`mgc_location_map`; else
- use \$(MGC_HOME)/etc/`mgc_location_map`; else
- use \$(MGC_HOME)/shared/etc/`mgc_location_map`; else
- use \$(MODEL_TECH)/`mgc_location_map`; else
- use \$(MODEL_TECH)/..`mgc_location_map`; else
- use no map

Environment Variables used: [MGC_LOCATION_MAP](#), [HOME](#), [MGC_HOME](#), [MODEL_TECH](#)

4. Reads various variables from the [vsim] section of the *modelsim.ini* file. See [modelsim.ini Variables](#) for more details.
5. Parses any command line arguments that were included when you started ModelSim and reports any problems.
6. Defines the following environment variables:
 - use MODEL_TECH_TCL if it exists; else
 - set MODEL_TECH_TCL=\$(MODEL_TECH)/..*tcl*
 - set TCL_LIBRARY=\$(MODEL_TECH_TCL)/*tcl8.4*
 - set TK_LIBRARY=\$(MODEL_TECH_TCL)/*tk8.4*
 - set ITCL_LIBRARY=\$(MODEL_TECH_TCL)/*itcl3.0*
 - set ITK_LIBRARY=\$(MODEL_TECH_TCL)/*itk3.0*
 - set VSIM_LIBRARY=\$(MODEL_TECH_TCL)/*vsim*

Environment Variables used: [MODEL_TECH_TCL](#), [TCL_LIBRARY](#), [TK_LIBRARY](#), [MODEL_TECH](#), [ITCL_LIBRARY](#), [ITK_LIBRARY](#), [VSIM_LIBRARY](#)

7. Initializes the simulator's Tcl interpreter.
8. Checks for a valid license (a license is not checked out unless specified by a *modelsim.ini* setting or command line option).
9. The next four steps relate to initializing the graphical user interface.

10. Sets Tcl variable MTI_LIB_DIR=\$(MODEL_TECH_TCL)

Environment Variables used: [MTI_LIB_DIR](#), [MODEL_TECH_TCL](#)

11. Loads \$(MTI_LIB_DIR)/*vsim/pref.tcl*.

Environment Variables used: [MTI_LIB_DIR](#)

12. Loads GUI preferences, project file, and so forth, from the registry (Windows) or \$(HOME)/.modelsim (UNIX).

Environment Variables used: [HOME](#)

13. Searches for the *modelsim.tcl* file by evaluating the following conditions:

- use MODELSIM_TCL environment variable if it exists (if MODELSIM_TCL is a list of files, each file is loaded in the order that it appears in the list); else
- use ./*modelsim.tcl*; else
- use \$(HOME)/*modelsim.tcl* if it exists

Environment Variables used: [HOME](#), [MODEL_TECH_TCL](#)

That completes the initialization sequence. Also note the following about the *modelsim.ini* file:

- When you change the working directory within ModelSim, the tool reads the [library], [vcom], and [vlog] sections of the local *modelsim.ini* file. When you make changes in the compiler or simulator options dialog or use the **vmap** command, the tool updates the appropriate sections of the file.
- The *pref.tcl* file references the default .ini file via the [GetPrivateProfileString] Tcl command. The .ini file that is read will be the default file defined at the time *pref.tcl* is loaded.

Environment Variables

Environment Variable Expansion

The shell commands **vcom**, **vlog**, **vsim**, and **vmap**, no longer expand environment variables in filename arguments and options. Instead, variables should be expanded by the shell beforehand, in the usual manner. The -f switch that most of these commands support now performs environment variable expansion throughout the file.

Environment variable expansion is still performed in the following places:

- Pathname and other values in the *modelsim.ini* file
- Strings used as file pathnames in VHDL and Verilog
- VHDL Foreign attributes
- The **PLIOBJ\$** environment variable may contain a path that has an environment variable.
- Verilog `uselib file and dir directives
- Anywhere in the contents of a -f file

The recommended method for using flexible pathnames is to make use of the MGC Location Map system (see [Using Location Mapping](#)). When this is used, then pathnames stored in libraries and project files (.mpf) will be converted to logical pathnames.

If a file or path name contains the dollar sign character (\$), and must be used in one of the places listed above that accepts environment variables, then the explicit dollar sign must be escaped by using a double dollar sign (\$\$).

Setting Environment Variables

Before compiling or simulating, several environment variables may be set to provide the functions described below. You set the variables as follows:

- Windows — through the System control panel, refer to “[Creating Environment Variables in Windows](#)” for more information.
- Linux/UNIX — typically through the *.login* script.

The LM_LICENSE_FILE variable is required; all others are optional.

DOPATH

The toolset uses the DOPATH environment variable to search for DO files (macros). DOPATH consists of a colon-separated (semi-colon for Windows) list of paths to directories. You can override this environment variable with the DOPATH Tcl preference variable.

The DOPATH environment variable isn't accessible when you invoke vsim from a UNIX shell or from a Windows command prompt. It is accessible once ModelSim or vsim is invoked. If you need to invoke from a shell or command line and use the DOPATH environment variable, use the following syntax:

```
vsim -do "do <dofile_name>" <design_unit>
```

EDITOR

The EDITOR environment variable specifies the editor to invoke with the [edit](#) command.

From the Windows platform, you could set this variable from within the Transcript window with the following command:

```
set PrefMain(Editor) {c:/Program Files/Windows NT/Accessories/wordpad.exe}
```

Where you would replace the path with that of your desired text editor. The braces ({}) are required because of the spaces in the pathname

HOME

The toolset uses the HOME environment variable to look for an optional graphical preference file and optional location map file. Refer to [modelsim.ini Variables](#) for additional information.

HOME_0IN

The HOME_0IN environment variable identifies the location of the 0-In executables directory. Refer to the 0-In documentation for more information.

ITCL_LIBRARY

Identifies the pathname of the [incr]Tcl library; set by ModelSim to the same path as MODEL_TECH_TCL; must point to libraries supplied by Mentor Graphics.

ITK_LIBRARY

Identifies the pathname of the [incr]Tk library; set by ModelSim to the same pathname as MODEL_TECH_TCL; must point to libraries supplied by Mentor Graphics.

LD_LIBRARY_PATH

A UNIX shell environment variable setting the search directories for shared libraries. It instructs the OS where to search for the shared libraries for PLI/VPI/DPI. This variable is used for both 32-bit and 64-bit shared libraries on Solaris/Linux systems.

LD_LIBRARY_PATH_32

A UNIX shell environment variable setting the search directories for shared libraries. It instructs the OS where to search for the shared libraries for PLI/VPI/DPI. This variable is used only for 32-bit shared libraries on Solaris/Linux systems.

LD_LIBRARY_PATH_64

A UNIX shell environment variable setting the search directories for shared libraries. It instructs the OS where to search for the shared libraries for PLI/VPI/DPI. This variable is used only for 64-bit shared libraries on Solaris/Linux systems.

LM_LICENSE_FILE

The toolset's file manager uses the LM_LICENSE_FILE environment variable to find the location of the license file. The argument may be a colon-separated (semi-colon for Windows) set of paths, including paths to other vendor license files. The environment variable is required.

MGC_AMS_HOME

Specifies whether vcom adds the declaration of REAL_VECTOR to the STANDARD package. This is useful for designers using VHDL-AMS to test digital parts of their model.

MGC_HOME

Identifies the pathname of the MGC product suite.

MGC_LOCATION_MAP

The toolset uses the MGC_LOCATION_MAP environment variable to find source files based on easily reallocated “soft” paths.

MGC_WD

Identifies the Mentor Graphics working directory. This variable is used in the initialization sequence.

MODEL_TECH

Do not set this variable. The toolset automatically sets the MODEL_TECH environment variable to the directory in which the binary executable resides.

MODEL_TECH_OVERRIDE

Provides an alternative directory path for the binary executables. Upon initialization, the product sets MODEL_TECH to this path, if set.

MODEL_TECH_TCL

Specifies the directory location of Tcl libraries for Tcl/Tk and vsim, and may also be used to specify a startup DO file. This variable defaults to <installDIR>/tcl, however you may set it to an alternate path.

MODELSIM

The toolset uses the MODELSIM environment variable to find the *modelsim.ini* file. The argument consists of a path including the file name.

An alternative use of this variable is to set it to the path of a project file (<Project_Root_Dir>/<Project_Name>.mpf). This allows you to use project settings with command line tools. However, if you do this, the .mpf file will replace *modelsim.ini* as the initialization file for all tools.

MODELSIM_PREFERENCES

The MODELSIM_PREFERENCES environment variable specifies the location to store user interface preferences. Setting this variable with the path of a file instructs the toolset to use this file instead of the default location (your HOME directory in UNIX or in the registry in Windows). The file does not need to exist beforehand, the toolset will initialize it. Also, if this file is read-only, the toolset will not update or otherwise modify the file. This variable may contain a relative pathname – in which case the file will be relative to the working directory at the time ModelSim is started.

MODELSIM_TCL

identifies the pathname to a user preference file (for example, C:\questasim\modelsim.tcl); can be a list of file pathnames, separated by semicolons (Windows) or colons (UNIX); note that user preferences are now stored in the .modelsim file (Unix) or registry (Windows); QuestaSim will still read this environment variable but it will then save all the settings to the .modelsim file when you exit ModelSim.

MTI_COSIM_TRACE

The MTI_COSIM_TRACE environment variable creates an *mti_trace_cosim* file containing debugging information about PLI/VPI function calls. You should set this variable to any value before invoking the simulator.

MTI_LIB_DIR

Identifies the path to all Tcl libraries installed with ModelSim.

MTI_TF_LIMIT

The MTI_TF_LIMIT environment variable limits the size of the VSOUT temp file (generated by the toolset's kernel). Set the argument of this variable to the size of k-bytes

The environment variable TMPDIR controls the location of this file, while STDOOUT controls the name. The default setting is 10, and a value of 0 specifies that there is no limit. This variable does *not* control the size of the transcript file.

MTI_RELEASE_ON_SUSPEND

The MTI_RELEASE_ON_SUSPEND environment variable allows you to turn off or modify the delay for the functionality of releasing all licenses when operation is suspended. The default setting is 10 (in seconds), which means that if you do not set this variable your licenses will be released 10 seconds after your run is suspended. If you set this environment variable with an argument of 0 (zero) ModelSim will not release the licenses after being suspended. You can change the default length of time (number of seconds) by setting this environment variable to an integer greater than 0 (zero).

MTI_USELIB_DIR

The MTI_USELIB_DIR environment variable specifies the directory into which object libraries are compiled when using the **-compile_uselibs** argument to the [vlog](#) command

NOMMAP

When set to 1, the NOMMAP environment variable disables memory mapping in the toolset. You should only use this variable when running on Linux 7.1 because it will decrease the speed with which ModelSim reads files.

PLIOBJS

The toolset uses the PLIOBJS environment variable to search for PLI object files for loading. The argument consists of a space-separated list of file or path names

STDOUT

The argument to the STDOUT environment variable specifies a filename to which the simulator saves the VSOUT temp file information. Typically this information is deleted when the simulator exits. The location for this file is set with the TMPDIR variable, which allows you to find and delete the file in the event of a crash, because an unnamed VSOUT file is not deleted after a crash.

TCL_LIBRARY

Identifies the pathname of the Tcl library; set by ModelSim to the same pathname as MODEL_TECH_TCL; must point to libraries supplied by Mentor Graphics.

TK_LIBRARY

Identifies the pathname of the Tk library; set by ModelSim to the same pathname as MODEL_TECH_TCL; must point to libraries supplied by Mentor Graphics.

TMP

(Windows environments) The TMP environment variable specifies the path to a tempnam() generated file (VSOUT) containing all stdout from the simulation kernel.

TMPDIR

(UNIX environments) The TMPDIR environment variable specifies the path to a tempnam() generated file (VSOUT) containing all stdout from the simulation kernel.

VSIM_LIBRARY

Identifies the pathname of the Tcl files that are used by ModelSim; set by ModelSim to the same pathname as MODEL_TECH_TCL; must point to libraries supplied by Mentor Graphics.

Creating Environment Variables in Windows

In addition to the predefined variables shown above, you can define your own environment variables. This example shows a user-defined library path variable that can be referenced by the **vmap** command to add library mapping to the *modelsim.ini* file.

1. From your desktop, right-click your **My Computer** icon and select **Properties**
2. In the System Properties dialog box, select the Advanced tab
3. Click Environment Variables
4. In the Environment Variables dialog box and User variables for <user> pane, select New:
5. In the New User Variable dialog box, add the new variable with this data

```
Variable name: MY_PATH
Variable value:\temp\work
```

6. OK (New User Variable, Environment Variable, and System Properties dialog boxes)

Library Mapping with Environment Variables

Once the **MY_PATH** variable is set, you can use it with the **vmap** command to add library mappings to the current *modelsim.ini* file.

Table G-2. Add Library Mappings to modelsim.ini File

Prompt Type	Command	Result added to <i>modelsim.ini</i>
DOS prompt	vmap MY_VITAL %MY_PATH%	MY_VITAL = c:\temp\work
ModelSim or vsim prompt	vmap MY_VITAL \\$MY_PATH ¹ vsim prompt	MY_VITAL = \$MY_PATH

1. The dollar sign (\$) character is Tcl syntax that indicates a variable. The backslash (\) character is an escape character that prevents the variable from being evaluated during the execution of **vmap**.

You can easily add additional hierarchy to the path. For example,

```
vmap MORE_VITAL %MY_PATH%\more_path\and_more_path
vmap MORE_VITAL \$MY_PATH\more_path\and_more_path
```

Referencing Environment Variables

There are two ways to reference environment variables within ModelSim. Environment variables are allowed in a **FILE** variable being opened in VHDL. For example,

```
use std.textio.all;
entity test is end;
architecture only of test is
begin
  process
    FILE in_file : text is in "$ENV_VAR_NAME";
  begin
    wait;
  end process;
end;
```

Environment variables may also be referenced from the ModelSim command line or in macros using the Tcl **env** array mechanism:

```
echo "$env(ENV_VAR_NAME)"
```

Note

 Environment variable expansion *does not* occur in files that are referenced via the **-f** argument to **vcom**, **vlog**, or **vsim**.

Removing Temp Files (VSOUT)

The **VSOUT** temp file is the communication mechanism between the simulator kernel and the Graphical User Interface. In normal circumstances the file is deleted when the simulator exits. If ModelSim crashes, however, the temp file must be deleted manually. Specifying the location of the temp file with **TMPDIR** (above) will help you locate and remove the file.

Index

— Symbols —

#, comment character, [428](#)
 \$disable_signal_spy, [377](#)
 \$enable_signal_spy, [379](#)
 \$finish
 behavior, customizing, [476](#)
 \$sdf_annotate system task, [398](#)
 \$unit scope, visibility in SV declarations, [239](#)
 .ini control variables
 AssertFile, [451](#)
 BreakOnAssertion, [452](#)
 CheckPlusargs, [452](#)
 CheckpointCompressMode, [453](#)
 CommandHistory, [453](#)
 ConcurrentFileLimit, [454](#)
 DefaultForceKind, [455](#)
 DefaultRadix, [455](#)
 DefaultRestartOptions, [456](#)
 DelayFileOpen, [456](#)
 DumpsportsCollapse, [457](#)
 ErrorFile, [458](#)
 GenerateFormat, [461](#)
 GenerousIdentifierParsing, [462](#)
 GlobalSharedObjectList, [462](#)
 IgnoreError, [463](#)
 IgnoreFailure, [463](#)
 IgnoreNote, [464](#)
 IgnoreWarning, [464](#)
 IterationLimit, [465](#)
 License, [466](#)
 MessageFormat, [467](#)
 MessageFormatBreak, [468](#)
 MessageFormatBreakLine, [468](#)
 MessageFormatError, [468](#)
 MessageFormatFail, [469](#)
 MessageFormatFatal, [469](#)
 MessageFormatNote, [469](#)
 MessageFormatWarning, [470](#)
 NumericStdNoWarnings, [475](#)
 PathSeparator, [476](#)

Resolution, [480](#)
 RunLength, [480](#)
 Startup, [484](#)
 StdArithNoWarnings, [485](#)
 TranscriptFile, [487](#)
 UnbufferedOutput, [488](#)
 UserTimeUnit, [488](#)
 Veriuser, [489](#)
 WarnConstantChange, [490](#)
 WaveSignalNameWidth, [491](#)
 WLFCacheSize, [491](#)
 WLFCollapseMode, [491](#)
 WLFCompress, [492](#)
 WLFDelateOnQuit, [492](#)
 WLFFilename, [493](#)
 WLFIIndex, [493](#)
 WLFOptimize, [493](#)
 WLFSaveAllRegions, [494](#)
 WLFSimCacheSize, [494](#)
 WLFSsizeLimit, [495](#)
 WLFTimeLimit, [495](#)
 ZeroIn, [496](#)
 ZeroInOptions, [496](#)
 .modelsim file
 in initialization sequence, [559](#)
 purpose, [557](#)
 .so, shared object file
 loading PLI/VPI/DPI C applications, [525](#)
 loading PLI/VPI/DPI C++ applications, [527](#)

— Numerics —

0-In tools
 setting environment variable, [561](#)
 1076, IEEE Std, [37](#)
 differences between versions, [203](#)
 1364, IEEE Std, [37](#), [231](#), [281](#)
 1364-2005
 IEEE std, [145](#), [403](#)
 64-bit time

now variable, 433
Tcl time commands, 435
64-bit vsim, using with 32-bit FLI apps, 540

— A —

ACC routines, 537
accelerated packages, 196
access
 hierarchical objects, 375
Active Processes pane, 76
 see also windows, Active Processes pane
Algorithm
 negative timing constraint, 259
AmsStandard .ini file variable, 451
analog sidebar, 137
architecture simulator state variable, 432
archives
 described, 190
argc simulator state variable, 432
arguments
 passing to a DO file, 440
arithmetic package warnings, disabling, 499
AssertFile .ini file variable, 451
assertions
 file and line number, 467
 message display, 448
 messages
 turning off, 498
 setting format of messages, 467
 warnings, locating, 467
automatic command help, 130

— B —

bad magic number error message, 285
base (radix)
 List window, 337
 Wave window, 329
batch-mode simulations, 36
BindAtCompile .ini file variable, 452
binding, VHDL, default, 206
blocking assignments, 251
bookmarks
 Source window, 123
 Wave window, 321
break
 stop simulation run, 60, 68

BreakOnAssertion .ini file variable, 452
Breakpoints

 command execution, 123
 conditional, 123
 deleting, 120
 edit, 121
 load, 123
 saving/restoring, 352
 set with GUI, 120
breakpoints
 deleting, 352
 edit, 349, 352
 Source window, viewing in, 113
Breakpoints
 save, 123
.bsm file, 366
bubble diagram
 using the mouse, 92, 93
buffered/unbuffered output, 488
busses
 RTL-level, reconstructing, 295
 user-defined, 341

— C —

C applications
 compiling and linking, 525
C++ applications
 compiling and linking, 527
Call Stack pane, 83
canceling scheduled events, performance, 229
Case sensitivity
 for VHDL and Verilog, 201, 233
causality, tracing in Dataflow window, 361
cell libraries, 266
change command
 modifying local variables, 269
chasing X, 362
-check_synthesis argument
 warning message, 508
CheckPlusargs .ini file variable, 452
CheckpointCompressMode .ini file variable,
 453
CheckSynthesis .ini file variable, 453
clock change, sampling signals at, 347
clock cycles
 display in timeline, 328

- Clocking block inout display, 142
collapsing time and delta steps, 293
Color
 radix
 example, 49
colorization, in Source window, 124
Combine Selected Signals dialog box, 96
combining signals, busses, 341
command completion, 130
CommandHistory .ini file variable, 453
command-line mode, 35, 36
commands
 event watching in DO file, 439
 system, 431
 vcf2wlf, 419
 VSIM Tcl commands, 434
comment character
 Tcl and DO files, 428
Commonly Used modelsim.ini Variables, 496
compare signal, virtual
 restrictions, 341
compare simulations, 283
compilation
 multi-file issues (SystemVerilog), 239
compilation unit scope, 239
Compile
 VHDL, 200
compile order
 auto generate, 177
 changing, 176
 SystemVerilog packages, 235
Compiler Control Variables
 Verilog
 GenerateLoopIterationMax, 461
 GenerateRecursionDepthMax, 461
 Hazard, 462
 LibrarySearchPath, 466
 MultiFileCompilationUnit, 472
 Quiet, 479
 Show_BadOptionWarning, 481
 Show_Lint, 481
 vlog95compat, 490
 VHDL
 AmsStandard, 451
 BindAtCompile, 452
CheckSynthesis, 453
Explicit, 458
IgnoreVitalErrors, 464
NoCaseStaticError, 472
NoDebug, 472
NoIndexCheck, 473
NoOthersStaticError, 473
NoRangeCheck, 474
NoVital, 474
NoVitalCheck, 475
Optimize_1164, 476
PedanticErrors, 477
RequireConfigForAllDefaultBinding, 479
Show_source, 481
Show_VitalChecksWarning, 482
Show_Warning1, 482
Show_Warning2, 482
Show_Warning3, 482
Show_Warning4, 483
Show_Warning5, 483
VHDL93, 489
compiler directives, 279
 IEEE Std 1364-2000, 279
 XL compatible compiler directives, 280
CompilerTempDir .ini file variable, 454
compiling
 overview, 33
 changing order in the GUI, 176
 grouping files, 177
 order, changing in projects, 176
 properties, in projects, 185
 range checking in VHDL, 201
 Verilog, 233
 incremental compilation, 235
 XL 'uselib' compiler directive, 241
 XL compatible options, 240
 VHDL, 199
 VITAL packages, 215
compiling C code, gcc, 526
component, default binding rules, 206
Compressing files
 VCD tasks, 416
ConcurrentFileLimit .ini file variable, 454
configuration simulator state variable, 432

configurations
 Verilog, 244

connectivity, exploring, 359

Constraint algorithm
 negative timing checks, 259

Contains, 44, 46

context menus
 Library tab, 192

Convergence
 delay solution, 259

convert real to time, 218

convert time to real, 217

create debug database, 356

Creating do file, 50, 340, 352

cursor linking, 139

cursors
 adding, deleting, locking, naming, 306
 link to Dataflow window, 369
 linking, 308
 measuring time with, 303
 trace events with, 361
 Wave window, 303

Customize GUI
 fonts, 555

customizing
 via preference variables, 553

— D —

deltas
 explained, 207

database
 post-sim debug, 356

Dataflow
 post-sim debug database
 create, 356
 post-sim debug flow, 356

Dataflow window, 88, 355
 extended mode, 355
 pan, 372
 zoom, 372
 see also windows, Dataflow window

dataflow.bsm file, 366

Dataset Browser, 290

Dataset Snapshot, 292

datasets, 283
 managing, 290

opening, 287

prevent dataset prefix display, 292

view structure, 288

DatasetSeparator .ini file variable, 454

debug database
 create, 356

debug flow
 post-simulation, 356

debugging
 null value, 254
 SIGSEGV, 254

debugging the design, overview, 35

default binding
 BindAtCompile .ini file variable, 452
 disabling, 207

default binding rules, 206

Default editor, changing, 561

DefaultForceKind .ini file variable, 455

DefaultRadix .ini file variable, 455

DefaultRestartOptions .ini file variable, 456

DefaultRestartOptions variable, 499

delay
 delta delays, 207
 modes for Verilog models, 267

Delay solution convergence, 259

DelayFileOpen .ini file variable, 456

deleting library contents, 191

delta collapsing, 293

delta simulator state variable, 432

Delta time
 recording
 for expanded time viewing, 311

deltas
 in List window, 345
 referencing simulator iteration
 as a simulator state variable, 432

dependent design units, 200

descriptions of HDL items, 123

design library
 creating, 191
 logical name, assigning, 192
 mapping search rules, 194
 resource type, 189
 VHDL design units, 199
 working type, 189

- design object icons, described, 43
design units, 189
DEVICE
 matching to specify path delays, 401
dialogs
 Runtime Options, 446
Direct Programming Interface, 513
directories
 moving libraries, 194
disable_signal.spy, 377
Display mode
 expanded time, 315
display preferences
 Wave window, 327
displaymsgmode .ini file variable, 457
distributed delay mode, 267
dividers
 Wave window, 330
DLL files, loading, 525, 527
DO files (macros)
 error handling, 443
 executing at startup, 484, 563
 parameters, passing to, 440
 Tcl source command, 443
DOPATH environment variable, 561
DPI
 export TFs, 507
 missing DPI import function, 522
 registering applications, 518
 use flow, 519
DPI access routines, 539
DPI export TFs, 507
DPI/VPI/PLI, 513
drivers
 Dataflow Window, 359
 show in Dataflow window, 348
 Wave window, 348
dumpports tasks, VCD files, 414
DumpportsCollapse .ini file variable, 457
- E —
- edit
 breakpoints, 121, 349, 352
Editing
 in notepad windows, 544
 in the Main window, 544
- in the Source window, 544
Editing the modelsim.ini file, 446
EDITOR environment variable, 561
editor, default, changing, 561
embedded wave viewer, 360
empty port name warning, 507
enable_signal.spy, 379
Encoding
 methods, 162
encrypt
 IP code
 public keys, 167
 undefined macros, 146
 vendor-defined macros, 148
 IP source code, 145
 usage models, 145
 protect pragmas, 145
 vencrypt utility, 145
 vencrypt command
 header file, 147
 vlog +protect, 151
 encrypting IP code
 vencrypt utility, 145
Encryption
 asymmetric, 162
 creating envelope, 163
 default asymmetric method for Questa, 163
 default symmetric method for Questa, 162
 for multiple simulators
 Encryption
 portable, 160
 methods, 162
 raw, 163
 usage models for VHDL, 154
 using Mentor Graphics public key, 167
 vlog +protect, 149
 encryption
 ‘protect compiler directive, 151
 securing pre-compiled libraries, 161
Encryption and Encoding methods, 162
ENDFILE function, 213
ENDLINE function, 213
‘endprotect compiler directive, 151
entities
 default binding rules, 206

entity simulator state variable, 432
environment variables, 560
 expansion, 560
 referencing from command line, 566
 referencing with VHDL FILE variable, 566
 setting, 560
 setting in Windows, 565
TranscriptFile, specifying location of, 487
used in Solaris linking for FLI, 527
used in Solaris linking for
 PLI/VPI/DPI/FLI, 562
using with location mapping, 501
variable substitution using Tcl, 431
error
 can't locate C compiler, 507
error .ini file variable, 457
ErrorFile .ini file variable, 458
errors
 bad magic number, 285
 DPI missing import function, 522
 getting more information, 503
 severity level, changing, 504
 SystemVerilog, missing declaration, 472
 Tcl_init error, 508
 VSIM license lost, 510
escaped identifiers, 265
 Tcl considerations, 266
event order
 in Verilog simulation, 249
event queues, 249
Event time
 recording
 for expanded time viewing, 311
event watching commands, placement of, 439
events, tracing, 361
exit codes, 505
exiting tool on sc_stop or \$finish, 476
expand
 environment variables, 560
expand net, 359
Expanded Time
 customizing Wave window, 315
 expanding/collapsing sim time, 316
 with commands, 317
 with menu selections, 317
 with toolbar buttons, 317
 in Wave and List, 309
recording, 311
 delta time, 311
 even time, 311
selecting display mode, 315
 with command, 316
 with menus, 315
 with toolbar buttons, 315
switching time mode, 316
terminology, 310
viewing in List window, 317
viewing in Wave window, 311
Explicit .ini file variable, 458
export TFs, in DPI, 507
Expression Builder, 324
 configuring a List trigger with, 346
 saving expressions to Tcl variable, 326
Extended system tasks
 Verilog, 278

— F —

F8 function key, 546
Fatal .ini file variable, 459
Fatal error
 SIGSEGV, 255
File compression
 VCD tasks, 416
file I/O
 TextIO package, 210
file-line breakpoints, 120
 edit, 121, 352
files
 .modelsim, 557
files, grouping for compile, 177
Filter, 46
Filtering
 Contains field, 44, 46
filtering
 signals in Objects window, 111
Find, 44
 stop, 322
find
 inline search bar, 124, 129
floatfixlib .ini file variable, 459
folders, in projects, 183

Fonts

make global changes, [555](#)

fonts

scaling, [43](#)

force command

defaults, [499](#)

Format

saving/restoring, [50](#), [340](#)format file, [339](#)Wave window, [339](#)FPGA libraries, importing, [197](#)FsmResetTrans .ini file variable, [459](#)FsmSingle .ini file variable, [460](#)FsmXAssign .ini file variable, [460](#)Function call, debugging, [83](#)

functions

virtual, [296](#)**G**generate statements, Veilog, [245](#)GenerateFormat .ini file variable, [461](#)GenerateLoopIterationMax .ini file variable, [461](#)GenerateRecursionDepthMax .ini variable, [461](#)GenerousIdentifierParsing .ini file variable, [462](#)get_resolution() VHDL function, [216](#)

Global GUI changes

fonts, [555](#)

global visibility

PLI/FLI shared objects, [530](#)

GLOBALPATHPULSE

matching to specify path delays, [401](#)GlobalSharedObjectsList .ini file variable, [462](#)Glob-style, [46](#)graphic interface, [299](#), [355](#)grouping files for compile, [177](#)grouping objects, Monitor window, [134](#)

groups

in wave window, [333](#)

GUI preferences

fonts, [555](#)

GUI_expression_format

GUI expression builder, [324](#)**H**Hazard .ini file variable, [462](#)

hazards

limitations on detection, [253](#)

help

command help, [130](#)

hierarchy

driving signals in, [381](#)forcing signals in, [217](#), [389](#)referencing signals in, [217](#), [385](#)releasing signals in, [217](#), [393](#)hierarchy, structure tabs in Workspace, [57](#)highlighting, in Source window, [124](#)

highlights

in Source window, [116](#)

history

of commands

shortcuts for reuse, [543](#)

HOLD

matching to Verilog, [401](#)HOME environment variable, [561](#)HOME_0IN environment variable, [561](#)Hypertext link, [113](#)**I**

I/O

TextIO package, [210](#)

icons

shapes and meanings, [43](#)

identifiers

escaped, [265](#)ieee .ini file variable, [463](#)IEEE libraries, [196](#)IEEE Std 1076, [37](#)differences between versions, [203](#)IEEE Std 1364, [37](#), [231](#), [281](#)IEEE Std 1364-2005, [145](#), [403](#)IgnoreError .ini file variable, [463](#)IgnoreFailure .ini file variable, [463](#)IgnoreNote .ini file variable, [464](#)IgnoreVitalErrors .ini file variable, [464](#)IgnoreWarning .ini file variable, [464](#)

implicit wire processes

hiding in structure tab, [58](#)importing FPGA libraries, [197](#)

IncludeRecursionDepthMax .ini file variable, 465
incremental compilation
 automatic, 237
 manual, 237
 with Verilog, 235
index checking, 201
\$init_signal_driver, 381
init_signal_driver, 381
\$init_signal_spy, 385
init_signal_spy, 217, 385
init_usertfs function, 515
initialization sequence, 557
inline search bar, 124, 129
inlining
 VHDL subprograms, 201
input ports
 matching to INTERCONNECT, 400
 matching to PORT, 400
INTERCONNECT
 matching to input ports, 400
interconnect delays, 405
IOPATH
 matching to specify path delays, 400
IP code
 encrypt, 145
 public keys, 167
 undefined macros, 146
 vendor-defined macros, 148
 encryption usage models, 145, 154
 using protect pragmas, 145
 vencrypt usage models, 145
iteration_limit, infinite zero-delay loops, 209
IterationLimit .ini file variable, 465

— K —

keyboard shortcuts
 List window, 547
 Main window, 544
 Source window, 544
 Wave window, 547
keywords
 SystemVerilog, 234

— L —

-L work, 238

language templates, 117
language versions, VHDL, 203
libraries
 creating, 191
 design libraries, creating, 191
 design library types, 189
 design units, 189
 group use, setting up, 194
 IEEE, 196
 importing FPGA libraries, 197
 mapping
 from the command line, 193
 from the GUI, 193
 hierarchically, 497
 search rules, 194
 modelsim_lib, 216
 moving, 194
 multiple libraries with common modules, 238
 naming, 192
 others clause, 194
 predefined, 196
 refreshing library images, 196
 resource libraries, 189
 std library, 196
 Synopsys, 196
 Verilog, 237, 422
 VHDL library clause, 195
 working libraries, 189
 working vs resource, 32
 working with contents of, 191
library map file, Verilog configurations, 244
library mapping, overview, 33
library maps, Verilog 2001, 244
library simulator state variable, 432
library, definition, 32
LibrarySearchPath .ini file variable, 466
License .ini file variable, 466
licensing
 License variable in .ini file, 466
Limiting WLF file, 286
link cursors, 139, 308
List pane
 see also pane, List pane
List window, 95, 301

expanded time viewing, 317
setting triggers, 346
see also windows, List window

LM_LICENSE_FILE environment variable, 562

Load
breakpoints, 123
loading the design, overview, 34

local variables
modifying with change command, 269

Locals window, 98
see also windows, Locals window

location maps, referencing source files, 501

locations maps
specifying source files with, 501

lock message, 507

locking cursors, 306

log file
overview, 283
see also WLF files

long simulations
saving at intervals, 292

— M —

MacroNestingLevel simulator state variable, 432

macros (DO files), 439
creating from a saved transcript, 129
depth of nesting, simulator state variable, 432
error handling, 443
parameters
as a simulator state variable (n), 432
passing, 440
total number passed, 432
startup macros, 498

Main window, 50
see also windows, Main window

mapping
libraries
from the command line, 193
hierarchically, 497
symbols
Dataflow window, 366

mapping libraries, library mapping, 193

math_complex package, 196

math_real package, 196

MaxReportRhsCrossProducts .ini file variable, 467

memories
displaying the contents of, 100
navigation, 104
saving formats, 104
selecting memory instances, 103
viewing contents, 103
viewing multiple instances, 103

memory
modeling in VHDL, 219

memory leak, cancelling scheduled events, 229

memory tab
memories you can view, 101

Memory window, 100

message system, 503

Message Viewer Display Options dialog box, 109

Message Viewer tab, 105

MessageFormat .ini file variable, 467

MessageFormatBreak .ini file variable, 468

MessageFormatBreakLine .ini file variable, 468

MessageFormatError .ini file variable, 468

MessageFormatFail .ini file variable, 469

MessageFormatFatal .ini file variable, 469

MessageFormatNote .ini file variable, 469

MessageFormatWarning .ini file variable, 470

Messages, 105

messages, 503
bad magic number, 285
empty port name warning, 507
exit codes, 505
getting more information, 503
lock message, 507
long description, 503
metavalue detected, 508
redirecting, 487
sensitivity list warning, 508
suppressing warnings from arithmetic packages, 499
Tcl_init error, 508
too few port connections, 509
turning off assertion messages, 498

- VSIM license lost, 510
warning, suppressing, 504
metavalue detected warning, 508
MFCU, 240
MGC_LOCATION_MAP env variable, 501
MGC_LOCATION_MAP variable, 562
MinGW gcc, 526, 528
missing DPI import function, 522
MixedAnsiPorts .ini file variable, 470
MODEL_TECH environment variable, 563
MODEL_TECH_TCL environment variable, 563
modeling memory in VHDL, 219
MODELSIM environment variable, 563
modelsim.ini
 found by the tool, 558
 default to VHDL93, 499
 delay file opening with, 500
 editing, 446
 environment variables in, 497
 force command default, setting, 499
 hierarchical library mapping, 497
 opening VHDL files, 500
 restart command defaults, setting, 499
 transcript file created from, 497
 turning off arithmetic package warnings, 499
 turning off assertion messages, 498
modelsim.tcl, 556
modelsim_lib, 216
modelsim_lib .ini file variable, 470
MODELSIM_PREFERENCES variable, 556, 563
modes of operation, 35
Modified field, Project tab, 181
modify
 breakpoints, 121, 349, 352
modifying local variables, 269
modules
 handling multiple, common names, 238
Monitor window
 grouping/ungrouping objects, 134
mouse shortcuts
 Main window, 544
 Source window, 544
Wave window, 547
.mpf file, 171
 loading from the command line, 188
 order of access during startup, 557
msgmode .ini file variable, 471
msgmode variable, 105
mti_cosim_trace environment variable, 564
mti_inhibit_inline attribute, 201
MTI_TF_LIMIT environment variable, 564
mtiAvm .ini file variable, 471
mtiOvm .ini file variable, 471
multi file compilation unit (MFCU), 240
multi-file compilation issues, SystemVerilog, 239
MultiFileCompilationUnit .ini file variable, 472
Multiple simulations, 283
- N —
- n simulator state variable, 432
Name field
 Project tab, 180
name visibility in Verilog generates, 245
names, modules with the same, 238
Negative timing
 algorithm for calculating delays, 256
 check limits, 256
 constraint algorithm, 259
 constraints, 257
 delay solution convergence, 259
 syntax for \$recr, 258
 syntax for \$setuhold, 256
 using delayed inputs for checks, 264
Negative timing checks, 256
nets
 Dataflow window, displaying in, 88, 355
 values of
 displaying in Objects window, 111
 saving as binary log file, 283
 waveforms, viewing, 135
new function
 initialize SV object handle, 254
Nlview widget Symlib format, 367
NoCaseStaticError .ini file variable, 472
NOCHANGE
 matching to Verilog, 403

NoDebug .ini file variable, 472
NoDeferSubpgmCheck .ini file variable, 473
NoIndexCheck .ini file variable, 473
NOMMAP environment variable, 564
non-blocking assignments, 251
NoOthersStaticError .ini file variable, 473
NoRangeCheck .ini file variable, 474
note .ini file variable, 474
Notepad windows, text editing, 544
-notrigger argument, 347
NoVital .ini file variable, 474
NoVitalCheck .ini file variable, 475
Now simulator state variable, 432
now simulator state variable, 432
null value
 debugging, 254
numeric_bit package, 196
numeric_std package, 196
 disabling warning messages, 499
NumericStdNoWarnings .ini file variable, 475

— O —

object
 defined, 37
Object handle
 initialize with new function, 254
objects
 virtual, 294
Objects window, 111
OnFinish .ini file variable, 476
operating systems supported, *See Installation Guide*
optimizations
 VHDL subprogram inlining, 201
Optimize_1164 .ini file variable, 476
ordering files for compile, 176
organizing projects with folders, 183
Others clause
 libraries, 194
overview, simulation tasks, 31

— P —

packages
 standard, 196
textio, 196
util, 216

VITAL 1995, 214
VITAL 2000, 214
page setup
 Dataflow window, 371
 Wave window, 341
pan, Dataflow window, 372
parameters
 making optional, 441
 using with macros, 440
path delay mode, 268
path delays, matching to DEVICE statements, 401
path delays, matching to GLOBALPATHPULSE statements, 401
path delays, matching to IOPATH statements, 400
path delays, matching to PATHPULSE statements, 401
pathnames
 hiding in Wave window, 327
PATHPULSE
 matching to specify path delays, 401
PathSeparator .ini file variable, 476
PedanticErrors .ini file variable, 477
performance
 cancelling scheduled events, 229
PERIOD
 matching to Verilog, 403
platforms supported, *See Installation Guide*
PLI
 loading shared objects with global symbol visibility, 530
 specifying which apps to load, 516
 Veriuser entry, 516
PLI/VPI, 281
 tracing, 540
PLI/VPI/DPI, 513
 registering DPIapplications, 518
 specifying the DPI file to load, 529
PliCompatDefault .ini file variable, 477
PLIOBJJS environment variable, 516, 564
plusargs
 changing behavior of, 452
PORT

- matching to input ports, 400
Port driver data, capturing, 419
Postscript
 saving a waveform in, 340
 saving the Dataflow display in, 370
post-sim debug flow, 356
pragmas
 protecting IP code, 145
precision
 in timescale directive, 247
 simulator resolution, 246
preference variables
 .ini files, located in, 450
 editing, 553
 saving, 553
preferences
 saving, 553
 Wave window display, 327
PrefMemory(ExpandPackedMem) variable, 103
primitives, symbols in Dataflow window, 366
printing
 Dataflow window display, 370
 waveforms in the Wave window, 340
printing simulation stats, 479
PrintSimStats .ini file variable, 479
processes
 hiding in Structure tabs, 58
Programming Language Interface, 281, 513
project tab
 sorting, 181
project window
 information in, 180
projects, 171
 accessing from the command line, 188
 adding files to, 174
 benefits, 171
 close, 180
 compile order, 176
 changing, 176
 compiler properties in, 185
 compiling files, 175
 creating, 173
 creating simulation configurations, 181
 folders in, 183
grouping files in, 177
loading a design, 178
MODELSIM environment variable, 563
open and existing, 180
overview, 171
protect
 source code, 145
‘protect compiler directive, 151
protect pragmas
 encrypting IP code, 145
protected types, 221
Public encryption key, 167
Public encryption keys, 167
- Q —**
- quick reference
 table of simulation tasks, 31
Quiet .ini file variable, 479
- R —**
- race condition, problems with event order, 249
Radix
 change in Watch pane, 131
 color
 example, 49
radix
 List window, 337
 SystemVerilog types, 136, 330
 user-defined, 47
 definition body, 47
 Wave window, 329
Radix define command
 setting radix color, 49
range checking, 201
Raw encryption, 163
readers and drivers, 359
real type, converting to time, 218
Recall breakpoints, 352
reconstruct RTL-level design busses, 295
Recording
 expanded time, 311
RECOVERY
 matching to Verilog, 402
RECREM
 matching to Verilog, 402
redirecting messages, TranscriptFile, 487

refreshing library images, 196
regions
 virtual, 297
registers
 values of
 displaying in Objects window, 111
 saving as binary log file, 283
 waveforms, viewing, 135
regular-expression, 46
REMOVAL
 matching to Verilog, 402
RequireConfigForAllDefaultBinding .ini file
 variable, 479
resolution
 returning as a real, 216
 verilog simulation, 246
 VHDL simulation, 205
Resolution .ini file variable, 480
resolution simulator state variable, 433
resource libraries
 specifying, 195
restart command
 defaults, 499
Restore
 breakpoints, 352
Restoring
 window format, 50, 340
results, saving simulations, 283
return to VSIM prompt on sc_stop or \$finish,
 476
RTL-level design busses
 reconstructing, 295
RunLength .ini file variable, 480
Runtime Options Dialog, 446

— S —

Save
 breakpoints, 123
saveLines preference variable, 129
Saving
 window format, 50, 340
saving
 simulation options in a project, 181
 waveforms, 283
sc_stop()
 behavior, customizing, 476

scaling fonts, 43
SDF, 34
 disabling timing checks, 406
 errors and warnings, 396
 instance specification, 395
 interconnect delays, 405
 mixed VHDL and Verilog designs, 405
 specification with the GUI, 396
 troubleshooting, 406
 Verilog
 \$ sdf_annotate system task, 399
 optional conditions, 404
 optional edge specifications, 403
 rounded timing values, 405
 SDF to Verilog construct matching, 400
 VHDL
 resolving errors, 398
 SDF to VHDL generic matching, 397
SDF annotate
 \$ sdf_annotate system task, 398
SDF annotation
 matching single timing check, 407
SDF DEVICE
 matching to Verilog constructs, 401
SDF GLOBALPATHPULSE
 matching to Verilog constructs, 401
SDF HOLD
 matching to Verilog constructs, 401
SDF INTERCONNECT
 matching to Verilog constructs, 400
SDF IOPATH
 matching to Verilog constructs, 400
SDF NOCHANGE
 matching to Verilog constructs, 403
SDF PATHPULSE
 matching to Verilog constructs, 401
SDF PERIOD
 matching to Verilog constructs, 403
SDF PORT
 matching to Verilog constructs, 400
SDF RECOVERY
 matching to Verilog constructs, 402
SDF RECREM
 matching to Verilog constructs, 402
SDF REMOVAL

matching to Verilog constructs, 402
SDF SETUPHOLD
 matching to Verilog constructs, 402
SDF SKEW
 matching to Verilog constructs, 402
SDF WIDTH
 matching to Verilog constructs, 403
\$sdf_done, 276
Search
 stop, 322
search
 inline search bar
 Source window, 124
 Transcript, 129
Search bar, 44
searching
 Expression Builder, 324
 Verilog libraries, 238
sensitivity list warning, 508
SETUP
 matching to Verilog, 401
SETUPHOLD
 matching to Verilog, 402
severity, changing level for errors, 504
SFCU, 239
shared objects
 loading FLI applications
 see FLI Reference manual
 loading PLI/VPI/DPI C applications, 525
 loading PLI/VPI/DPI C++ applications,
 527
 loading with global symbol visibility, 530
Shortcuts
 text editing, 544
shortcuts
 command history, 543
 command line caveat, 543
 List window, 547
 Main window, 544
 Source window, 544
 Wave window, 547
show drivers
 Dataflow window, 359
 Wave window, 348
Show_BadOptionWarning .ini file variable,
 481
Show_Lint .ini file variable, 481
Show_source .ini file variable, 481
Show_VitalChecksWarning .ini file variable,
 482
Show_Warning1 .ini file variable, 482
Show_Warning2 .ini file variable, 482
Show_Warning3 .ini file variable, 482
Show_Warning4 .ini file variable, 483
Show_Warning5 .ini file variable, 483
ShowFunctions .ini file variable, 483
ShutdownFile .ini file variable, 483
Signal
 create virtual, 342
signal breakpoints
 edit, 349
signal groups
 in wave window, 333
Signal Segmentation Violations
 debugging, 254
Signal Spy, 217, 385
 disable, 377
 enable, 379
\$signal_force, 389
signal_force, 217, 389
\$signal_release, 393
signal_release, 217, 393
signals
 combining into a user-defined bus, 341
 Dataflow window, displaying in, 88, 355
 driving in the hierarchy, 381
 filtering in the Objects window, 111
 hierarchy
 driving in, 381
 referencing in, 217, 385
 releasing anywhere in, 393
 releasing in, 217, 393
 sampling at a clock change, 347
 transitions, searching for, 319
 types, selecting which to view, 111
values of
 displaying in Objects window, 111
 forcing anywhere in the hierarchy, 217,
 389

saving as binary log file, 283
virtual, 295
waveforms, viewing, 135
SignalSpyPathSeparator .ini file variable, 484
SIGSEGV
 fatal error message, 255
SIGSEGV error, 254
simulating
 batch mode, 35
 command-line mode, 35
 comparing simulations, 283
 default run length, 448
 iteration limit, 448
 saving dataflow display as a Postscript file, 370
 saving options in a project, 181
 saving simulations, 283
 saving waveform as a Postscript file, 340
Verilog, 246
 delay modes, 267
 hazard detection, 253
 resolution limit, 246
 XL compatible simulator options, 265
VHDL, 202
viewing results in List pane, 95
viewing results in List window, 301
VITAL packages, 215
simulating the design, overview, 34
simulation
 basic steps for, 32
 time, current, 432
Simulation Configuration
 creating, 181
simulation task overview, 31
simulations
 event order in, 249
 saving results, 283
 saving results at intervals, 292
simulator resolution
 returning as a real, 216
 Verilog, 246
 VHDL, 205
simulator state variables, 431
single file compilation unit (SFCU), 239
sizetf callback function, 534
SKEW
 matching to Verilog, 402
so, shared object file
 loading PLI/VPI/DPI C applications, 525
 loading PLI/VPI/DPI C++ applications, 527
source code, security, 151, 161
source files, referencing with location maps, 501
source files, specifying with location maps, 501
source highlighting, customizing, 124
source libraries
 arguments supporting, 241
Source window, 112
 clear highlights, 116
 colorization, 124
 inline search bar, 124
 tab stops in, 124
 see also windows, Source window
specify path delays
 matching to DEVICE construct, 401
 matching to GLOBALPATHPULSE
 construct, 401
 matching to IOPATH statements, 400
 matching to PATHPULSE construct, 401
Standard Delay Format (SDF), 34
standards supported, 37
Startup
 macro in the modelsim.ini file, 484
startup
 files accessed during, 557
 macros, 498
 startup macro in command-line mode, 36
 using a startup file, 498
Startup .ini file variable, 484
state variables, 431
status bar
 Main window, 55
Status field
 Project tab, 180
std .ini file variable, 485
std_arith package
 disabling warning messages, 499
std_developerskit .ini file variable, 485
std_logic_arith package, 196

std_logic_signed package, 196
std_logic_textio, 196
std_logic_unsigned package, 196
StdArithNoWarnings .ini file variable, 485
STDOUT environment variable, 565
steps for simulation, overview, 32
Stop wave drawing, 322
structure tabs, 57
 hiding processes, 58
subprogram inlining, 201
subprogram write is ambiguous error, fixing,
 211
suppress .ini file variable, 486
sv_std .ini file variable, 486
SVFileExtensions .ini file variable, 486
Svlog .ini file variable, 487
symbol mapping
 Dataflow window, 366
symbolic link to design libraries (UNIX), 194
Symmetric encryption
 Encryption
 symmetric, 162
SyncCompilerFiles .ini file variable, 487
synopsys .ini file variable, 487
Synopsys libraries, 196
syntax highlighting, 124
synthesis
 rule compliance checking, 453
system calls
 VCD, 414
 Verilog, 268
system commands, 431
system tasks
 proprietary, 272
 VCD, 414
 Verilog, 268
 Verilog-XL compatible, 276
SystemVerilog
 keyword considerations, 234
 multi-file compilation, 239
 object handle
 initialize with new function, 254
 supported implementation details, 37
SystemVerilog DPI
 specifying the DPI file to load, 529

SystemVerilog types
 radix, 136, 330

— T —
tab stops
 Source window, 124
Tcl, ?? to 437
 command separator, 430
 command substitution, 429
 command syntax, 426
 evaluation order, 430
 history shortcuts, 543
 preference variables, 553
 relational expression evaluation, 430
 time commands, 435
 variable
 substitution, 431
 VSIM Tcl commands, 434
 with escaped identifiers, 266
Tcl_init error message, 508
temp files, VSOUT, 567
terminology
 for expanded time, 310
testbench, accessing internal objects from, 375
Text
 filtering, 46
text and command syntax, 38
Text editing, 544
TEXTIO
 buffer, flushing, 214
TextIO package
 alternative I/O files, 213
 containing hexadecimal numbers, 212
 dangling pointers, 212
 ENDFILE function, 213
 ENDLINE function, 213
 file declaration, 210
 implementation issues, 211
 providing stimulus, 214
 standard input, 211
 standard output, 211
 WRITE procedure, 211
 WRITE_STRING procedure, 212
TF routines, 539
TFMPC
 explanation, 509

time
 current simulation time as a simulator state, 432
 measuring in Wave window, 303
 time resolution as a simulator state variable, 433
time collapsing, 293
Time mode switching
 expanded time, 316
time resolution
 in Verilog, 246
 in VHDL, 205
time type
 converting to real, 217
timeline
 display clock cycles, 328
timescale directive warning
 investigating, 247
timing
 disabling checks, 406
Timing checks
 delay solution convergence, 259
negative
 constraint algorithm, 259
 constraints, 257
 syntax for \$recr, 258
 syntax for \$setuphold, 256
 using delayed inputs for checks, 264
 negative check limits, 256
TMPDIR environment variable, 565
to_real VHDL function, 217
to_time VHDL function, 218
too few port connections, explanation, 509
tool structure, 29
Toolbar
 filter, 46
toolbar
 Main window, 58
tracing
 events, 361
 source of unknown, 362
Transcript
 inline search bar, 129
transcript
 command help, 130

disable file creation, 129, 498
file name, specified in modelsim.ini, 497
saving, 128
using as a DO file, 129
Transcript window
 changing buffer size, 129
 changing line count, 129
TranscriptFile .ini file variable, 487
triggers, in the List window, 346
triggers, in the List window, setting, 343
troubleshooting
 DPI, missing import function, 522
TSSI
 in VCD files, 419
type
 converting real to time, 218
 converting time to real, 217
Type field, Project tab, 180
types
 virtual, 297

— U —

UDP, 233, 235, 237, 239, 246, 267
UnbufferedOutput .ini file variable, 488
ungrouping
 in wave window, 335
ungrouping objects, Monitor window, 134
unit delay mode, 268
unknowns, tracing, 362
usage models
 encrypting IP code, 145
 vencrypt utility, 145
use clause, specifying a library, 196
use flow
 DPI, 519
user-defined bus, 294, 341
user-defined primitive (UDP), 233, 235, 237, 239, 246, 267
user-defined radix, 47
 definition body, 47
UserTimeUnit .ini file variable, 488
util package, 216

— V —

values
 of HDL items, 123

- variables
editing, 446
environment, 560
expanding environment variables, 560
LM_LICENSE_FILE, 562
modelsim.ini, 450
setting environment variables, 560
simulator state variables
iteration number, 432
name of entity or module as a variable,
432
resolution, 432
simulation time, 432
values of
displaying in Objects window, 111
saving as binary log file, 283
- VCD files
capturing port driver data, 419
case sensitivity, 410
creating, 409
dumports tasks, 414
from VHDL source to VCD output, 416
stimulus, using as, 410
supported TSSI states, 419
translate into WLF, 419
VCD system tasks, 414
- vc2wlf command, 419
- vencrypt command
header file, 147
- Verilog
ACC routines, 537
capturing port driver data with -dumports,
419
case sensitivity, 233
cell libraries, 266
compiler directives, 279
compiling and linking PLI C applications,
525
compiling and linking PLI C++
applications, 527
compiling design units, 233
compiling with XL 'uselib compiler
directive, 241
configurations, 244
DPI access routines, 539
- event order in simulation, 249
extended system tasks, 278
generate statements, 245
language templates, 117
library usage, 237
resource libraries, 195
sdf_annotate system task, 398
simulating, 246
delay modes, 267
XL compatible options, 265
simulation hazard detection, 253
simulation resolution limit, 246
source code viewing, 112
standards, 37
system tasks, 268
TF routines, 539
XL compatible compiler options, 240
XL compatible routines, 540
XL compatible system tasks, 276
verilog .ini file variable, 488
- Verilog 2001
disabling support, 490
- Verilog PLI/VP/DPII
registering VPI applications, 517
- Verilog PLI/VPI
64-bit support in the PLI, 540
debugging PLI/VPI code, 541
- Verilog PLI/VPI/DPI
compiling and linking PLI/VPI C++
applications, 527
compiling and linking PLI/VPI/CPI C
applications, 525
PLI callback reason argument, 533
PLI support for VHDL objects, 535
registering PLI applications, 515
specifying the PLI/VPI file to load, 529
- Verilog-XL
compatibility with, 231
- Veriuser .ini file variable, 489, 516
- Veriuser, specifying PLI applications, 516
- veriuser.c file, 535
- VHDL
case sensitivity, 201
compile, 200
compiling design units, 199

creating a design library, 199
delay file opening, 500
dependency checking, 200
encryption, 154
file opening delay, 500
language templates, 117
language versions, 203
library clause, 195
object support in PLI, 535
optimizations
 Inlining, 201
resource libraries, 195
simulating, 202
source code viewing, 112
standards, 37
timing check disabling, 202
VITAL package, 196
VHDL utilities, 216, 217, 385
 get_resolution(), 216
 to_real(), 217
 to_time(), 218
VHDL-1987, compilation problems, 203
VHDL-1993
 enabling support for, 489
VHDL-2002
 enabling support for, 489
VHDL93 .ini file variable, 489
viewing, 105
 library contents, 191
 waveforms, 283
virtual compare signal, restrictions, 341
virtual hide command, 295
virtual objects, 294
 virtual functions, 296
 virtual regions, 297
 virtual signals, 295
 virtual types, 297
virtual region command, 297
virtual regions
 reconstruct RTL hierarchy, 297
virtual save command, 296
Virtual signal
 create, 342
virtual signal command, 295
virtual signals
reconstruct RTL-level design busses, 295
reconstruct the original RTL hierarchy, 295
 virtual hide command, 295
visibility
 of declarations in \$unit, 239
VITAL
 compiling and simulating with accelerated
 VITAL packages, 215
 disabling optimizations for debugging, 215
 specification and source code, 214
 VITAL packages, 215
vital2000 .ini file variable, 489
vl_logic, 421
vlog command
 +protect argument, 149, 151
vlog95compat .ini file variable, 490
VPI, registering applications, 517
VPI/PLI, 281
VPI/PLI/DPI, 513
 compiling and linking C applications, 525
 compiling and linking C++ applications,
 527
VSIM license lost, 510
VSOUT temp file, 567

— W —

WarnConstantChange .ini file variable, 490
warning .ini file variable, 490
warnings
 empty port name, 507
 exit codes, 505
 getting more information, 503
 messages, long description, 503
 metavalue detected, 508
 severity level, changing, 504
 suppressing VCOM warning messages,
 504
 suppressing VLOG warning messages, 505
 suppressing VSIM warning messages, 505
 Tcl initialization error 2, 508
 too few port connections, 509
 turning off warnings from arithmetic
 packages, 499
 waiting for lock, 507
Wave drawing
 stop, 322

- wave groups, 333
 - add items to existing, 336
 - creating, 334
 - deleting, 335
 - drag from Wave to List, 336
 - drag from Wave to Transcript, 336
 - removing items from existing, 336
 - ungrouping, 335
- Wave Log Format (WLF) file, 283
- wave log format (WLF) file
 - see also* WLF files
- wave viewer, Dataflow window, 360
- Wave window, 135, 299
 - cursor linking, 308
 - customizing for expanded time, 315
 - expanded time viewing, 309, 311
 - in the Dataflow window, 360
 - saving layout, 339
 - timeline
 - display clock cycles, 328
 - see also* windows, Wave window
- waveform logfile
 - overview, 283
 - see also* WLF files
- waveforms, 283
 - optimize viewing of, 493
 - viewing, 135
- WaveSignalNameWidth .ini file variable, 491
- WIDTH
 - matching to Verilog, 403
- Window format
 - saving/restoring, 50, 340
- windows
 - Active Processes pane, 76
 - Dataflow window, 88, 355
 - zooming, 372
 - List window, 95, 301
 - display properties of, 337
 - formatting HDL items, 337
 - saving data to a file, 341
 - setting triggers, 343, 346
 - Locals window, 98
 - Main window, 50
 - status bar, 55
 - text editing, 544
- time and delta display, 55
- toolbar, 58
- Memory window, 100
- Objects window, 111
- Signals window
 - VHDL and Verilog items viewed in, 111
- Source window, 112
 - text editing, 544
 - viewing HDL source code, 112
- Variables window
 - VHDL and Verilog items viewed in, 98
- Wave window, 135, 299
 - adding HDL items to, 302
 - cursor measurements, 303
 - display preferences, 327
 - display range (zoom), changing, 319
 - format file, saving, 339
 - path elements, changing, 491
 - time cursors, 303
 - zooming, 319
- WLF file
 - limiting, 286
- WLF file parameters
 - cache size, 285, 286
 - collapse mode, 286
 - compression, 286
 - delete on quit, 286
 - filename, 286
 - indexing, 286
 - optimization, 286
 - overview, 285
 - size limit, 286
 - time limit, 286
- WLF files
 - collapsing events, 293
 - indexing during simulation, 493
 - optimizing waveform viewing, 493
 - saving, 284
 - saving at intervals, 292
- WLFCacheSize .ini file variable, 491
- WLFCollapseMode .ini file variable, 491
- WLFCompress .ini variable, 492
- WLFDelateOnQuit .ini variable, 492
- WLFFilename .ini file variable, 493

WLFIndex .ini file variable, [493](#)
WLFOptimize .ini file variable, [493](#)
WLFSaveAllRegions .ini file variable, [494](#)
WLFSimCacheSize .ini variable, [494](#)
WLFSIZELIMIT .ini variable, [495](#)
WLFTIMELIMIT .ini variable, [495](#)
WLFUSETHREADS .ini file variable, [495](#)
work library, [190](#)
 creating, [191](#)
write format restart, [50](#), [340](#), [352](#)
WRITE procedure, problems with, [211](#)

— X —

X
 tracing unknowns, [362](#)

— Z —

zero delay elements, [207](#)
zero delay mode, [268](#)
zero-delay loop, infinite, [209](#)
zero-delay oscillation, [209](#)
zero-delay race condition, [249](#)
ZeroIn .ini variable, [496](#)
ZeroInOptions .ini variable, [496](#)
zoom
 Dataflow window, [372](#)
 saving range with bookmarks, [321](#)

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Third-Party Information

This section provides information on third-party software that may be included in the ModelSim product, including any additional license terms.

- This product may include Valgrind third-party software.

©Julian Seward. All rights reserved.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

- This software application may include MinGW gcc third-party software. MinGW gcc is licensed under the GNU GPL v. 2.

To obtain original source code of MinGW gcc, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the GPL is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU GPL v.2.

<install_directory>/docs/legal/gnu_gpl_2.0.pdf

- This software application may include MinGW gcc third-party software, portions of which are licensed under the GNU Free Documentation License v. 1.1.

To obtain original source code of MinGW gcc, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the Free Documentation License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Free Documentation License.

<install_directory>/docs/legal/gnu_free_doc_1.1.pdf

- This software application may include MinGW gcc third-party software, portions of which are licensed under the GNU Library General Public License v. 2.

To obtain original source code of MinGW gcc, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the Library General Public License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Library General Public License.

<install_directory>/docs/legal/gnu_library_gpl_2.0.pdf

- This software application may include MinGW gcc third-party software, portions of which are licensed under the GNU Lesser General Public License v. 2.1.

To obtain original source code of MinGW gcc, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the LGPL is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Lesser General Public License.

<install_directory>/docs/legal/gnu_lgpl_2.1.pdf

- Copyright (c) 1982, 1986, 1992, 1993

The Regents of the University of California. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1987 Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms are permitted provided that the above copyright notice and this paragraph are duplicated in all such forms and that any documentation, advertising materials, and other materials related to such distribution and use acknowledge that the software was developed by the University of California, Berkeley. The name of the University may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Copyright (c) 1991 by AT&T.

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, NEITHER THE AUTHOR NOR AT&T MAKES ANY REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

Copyright (c) 2001 Christopher G. Demetriou

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1999 Kungliga Tekniska Högskolan

(Royal Institute of Technology, Stockholm, Sweden).

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of KTH nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY KTH AND ITS CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL KTH OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 2000, 2001 Alexey Zelkin <phantom@FreeBSD.org>

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (C) 1997 by Andrey A. Chernov, Moscow, Russia.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1997-2002 FreeBSD Project.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT

SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1984,2000 S.L. Moshier

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, THE AUTHOR MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

Copyright (c)1999 Citrus Project,

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1998 Todd C. Miller <Todd.Miller@courtesan.com>

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR

PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1993 Intel Corporation

Intel hereby grants you permission to copy, modify, and distribute this software and its documentation. Intel grants this permission provided that the above copyright notice appears in all copies and that both the copyright notice and this permission notice appear in supporting documentation. In addition, Intel grants this permission provided that you prominently mark as "not part of the original" any modifications made to this software or documentation, and that the name of Intel Corporation not be used in advertising or publicity pertaining to distribution of the software or the documentation without specific, written prior permission.

Intel Corporation provides this AS IS, WITHOUT ANY WARRANTY, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Intel makes no guarantee or representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rely on the software, documentation and results solely at your own risk.

IN NO EVENT SHALL INTEL BE LIABLE FOR ANY LOSS OF USE, LOSS OF BUSINESS, LOSS OF PROFITS, INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OF ANY KIND. IN NO EVENT SHALL INTEL'S TOTAL LIABILITY EXCEED THE SUM PAID TO INTEL FOR THE PRODUCT LICENSED HEREUNDER.

Copyright 1992, 1993, 1994 Henry Spencer. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it, subject to the following restrictions:

1. The author is not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
2. The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
3. Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
4. This notice may not be removed or altered.

Copyright (c) 2001 Mike Barcroft <mike@FreeBSD.org>

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,

PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1999, 2000

Konstantin Chuguev. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 2003, Artem B. Bityuckiy, SoftMine Corporation.

Rights transferred to Franklin Electronic Publishers.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Unless otherwise stated in each remaining newlib file, the remaining files in the newlib subdirectory default to the following copyright. It should be noted that Red Hat Incorporated now owns copyrights belonging to Cygnus Solutions and Cygnus Support.

Copyright (c) 1994, 1997, 2001, 2002, 2003, 2004 Red Hat Incorporated.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

The name of Red Hat Incorporated may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL RED HAT INCORPORATED BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1994

Hewlett-Packard Company

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Hewlett-Packard Company makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

Copyright (c) 1996

Silicon Graphics Computer Systems, Inc.

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Silicon Graphics makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This product may include freeWrap open source software

© Dennis R. LaBelle All Rights Reserved.

Disclaimer of warranty: Licensee provides the software on an ``as is'' basis. Licensee does not warrant, guarantee, or make any representations regarding the use or results of the software with respect to its correctness, accuracy, reliability or performance. The entire risk of the use and performance of the software is assumed by licensee. ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE OR MERCHANTABILITY ARE HEREBY EXCLUDED.

- This software application may include GNU gcc third-party software. GNU gcc is licensed under the GNU GPL v. 2.

To obtain original source code of GNU gcc, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the GPL is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU GPL v.2.

<install_directory>/docs/legal/gnu_gpl_2.0.pdf

- This software application may include MinGW GNU diffutils third-party software. MinGW GNU diffutils is licensed under the GNU GPL v. 2.

To obtain original source code of MinGW GNU diffutils, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the GPL is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU GPL v.2.

`<install_directory>/docs/legal/gnu_gpl_2.0.pdf`

- This software application may include MinGW GNU diffutils third-party software, portions of which are licensed under the GNU Free Documentation License v. 1.1.

To obtain original source code of MinGW GNU diffutils, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the Free Documentation License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Free Documentation License.

`<install_directory>/docs/legal/gnu_free_doc_1.1.pdf`

- This software application may include MinGW GNU diffutils third-party software, portions of which are licensed under the GNU Library General Public License v. 2.

To obtain original source code of MinGW GNU diffutils, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the Library General Public License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Library General Public License.

`<install_directory>/docs/legal/gnu_library_gpl_2.0.pdf`

- This software application may include MinGW GNU diffutils third-party software, portions of which are licensed under the GNU Lesser General Public License v. 2.1.

To obtain original source code of MinGW GNU diffutils, or modifications made, if any, send a request to request_sourcecode@mentor.com.

Software distributed under the LGPL is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

See the Legal Directory for the text of the GNU Lesser General Public License.

`<install_directory>/docs/legal/gnu_lgpl_2.1.pdf`

-

Copyright (c) 1982, 1986, 1992, 1993 The Regents of the University of California.

Copyright (c) 1983 Regents of the University of California.

Copyright (c) 1983, 1989, 1993 The Regents of the University of California.

Copyright (c) 1987, 1993, 1994, 1996 The Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (c) 1987 Regents of the University of California.

Copyright (c) 1987, 1993 The Regents of the University of California

All rights reserved.

Redistribution and use in source and binary forms are permitted provided that the above copyright notice and this paragraph are duplicated in all such forms and that any documentation, advertising materials, and other materials related to such distribution and use acknowledge that the software was developed by the University of California, Berkeley. The name of the University may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Copyright (c) 1984, 2000 S.L. Moshier

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, THE AUTHOR MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

Copyright (c) 1991 by AT&T.

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, THE AUTHOR MAKES NO REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

Copyright (C) 1993 DJ Delorie

All rights reserved.

Redistribution and use in source and binary forms is permitted provided that the above copyright notice and following paragraph are duplicated in all such forms.

This file is distributed WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

Copyright (c) 1993 Intel Corporation

Intel hereby grants you permission to copy, modify, and distribute this software and its documentation. Intel grants this permission provided that the above copyright notice appears in all copies and that both the copyright notice and this permission notice appear in supporting documentation. In addition, Intel grants this permission provided that you prominently mark as "not part of the original" any modifications made to this software or documentation, and that the name of Intel Corporation not be used in advertising or publicity pertaining to distribution of the software or the documentation without specific, written prior permission.

Intel Corporation provides this AS IS, WITHOUT ANY WARRANTY, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Intel makes no guarantee or representations regarding the use of, or the results of the use of, the software and documentation in terms of correctness, accuracy, reliability, currentness, or otherwise; and you rely on the software, documentation and results solely at your own risk.

IN NO EVENT SHALL INTEL BE LIABLE FOR ANY LOSS OF USE, LOSS OF BUSINESS, LOSS OF PROFITS, INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES OF ANY KIND. IN NO EVENT SHALL INTEL'S TOTAL LIABILITY EXCEED THE SUM PAID TO INTEL FOR THE PRODUCT LICENSED HEREUNDER.

Copyright (c) 1994 Cygnus Support.

Copyright (c) 1995, 1996 Cygnus Support.

All rights reserved.

Redistribution and use in source and binary forms are permitted provided that the above copyright notice and this paragraph are duplicated in all such forms and that any documentation, advertising materials, and other materials related to such distribution and use acknowledge that the software was developed at Cygnus Support, Inc. Cygnus Support, Inc. may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Copyright (c) 1994 Winning Strategies, Inc.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by Winning Strategies, Inc.

4. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright (C) 1996-2000 Julian R Seward. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. The origin of this software must not be misrepresented; you must not claim that you wrote the original software. If you use this software in a product, an acknowledgment in the product documentation would be appreciated but is not required.
3. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.
4. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright 1989 Software Research Associates, Inc., Tokyo, Japan

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of Software Research Associates not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission. Software Research Associates makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

SOFTWARE RESEARCH ASSOCIATES DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS

SOFTWARE, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS,

IN NO EVENT SHALL SOFTWARE RESEARCH ASSOCIATES BE LIABLE FOR ANY SPECIAL, INDIRECT OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Copyright 1991 by the Massachusetts Institute of Technology

Permission to use, copy, modify, distribute, and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of M.I.T. not be used in advertising or publicity pertaining to distribution of the software without specific,

written prior permission. M.I.T. makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

Copyright 1987, 1988 by Digital Equipment Corporation, Maynard, Massachusetts.

All Rights Reserved

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of Digital not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission.

DIGITAL DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO EVENT SHALL DIGITAL BE LIABLE FOR ANY SPECIAL, INDIRECT OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

- This software application may include crypto third-party software.

© 1999 The OpenSSL Project. All rights reserved.

© 1999 Bodo Moeller. All rights reserved.

© 1995-1998 Eric Young. All rights reserved.

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. All advertising materials mentioning features or use of this software must display the following acknowledgment:

"This product includes software developed by the OpenSSL Project for use in the OpenSSL Toolkit.
(<http://www.OpenSSL.org/>)"

4. The names "OpenSSL Toolkit" and "OpenSSL Project" must not be used to endorse or promote products derived from this software without prior written permission. For written permission, please contact licensing@OpenSSL.org.

5. Products derived from this software may not be called "OpenSSL" nor may "OpenSSL" appear in their names without prior written permission of the OpenSSL Project.

6. Redistributions of any form whatsoever must retain the following acknowledgment:

"This product includes software developed by the OpenSSL Project for use in the OpenSSL Toolkit
(<http://www.OpenSSL.org/>)"

THIS SOFTWARE IS PROVIDED BY THE OpenSSL PROJECT ``AS IS'' AND ANY EXPRESSED OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE OpenSSL PROJECT OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,

OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

- This software application may include modified Expat 2.0 third-party software that may be subject to the following copyright(s):

Copyright (c) 1998, 1999, 2000 Thai Open Source Software Center Ltd and Clark Cooper

Copyright (c) 2001, 2002, 2003, 2004, 2005, 2006 Expat maintainers.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

Copyright © 2003-2005 Amiga, Inc.

Copyright © 2002 Daryle Walker

Copyright © 2002 Thomas Wegner

- This software application may include Tcl third-party software.

© 1996 Sun Microsystems, Inc.

© 2002 ActiveState Corporation.

© 1982, 1986, 1989 Regents of the University of California.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,

STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1999 America Online, Inc.

© 1998 Paul Duffin.

© 2005 Tcl Core Team.

© 1996 Lucent Technologies and Jim Ingham

© 1995 Dave Nebinger.

© 1993-1994 Lockheed Missle & Space Company, AI Center

© 1995 Apple Computer, Inc.

© 2005 Daniel A. Steffen <das@users.sourceforge.net>

© 2001 Donal K. Fellows

© 2003-2006 Patrick Thoyts © 1998 Mark Harrison.

© 2001-2002 David Gravereaux.

© 1995, by General Electric Company. All rights reserved.

© 2000 Andreas Kupries.

© 1993-1997 Bell Labs Innovations for Lucent Technologies

© 2001 Vincent Darley

© 2002 by Kevin B. Kenny. All rights reserved.

© 1992-1995 Karl Lehenbauer and Mark Diekhans.

© 1998 Lucent Technologies, Inc.

© 2000 by Ajuba Solutions

© 1989-1993 The Regents of the University of California.

© 1994-1997 Sun Microsystems, Inc.

© 1998-1999 Scriptics Corporation

This software is copyrighted by the Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, ActiveState Corporation and other parties. The following terms apply to all files associated with the software unless explicitly disclaimed in individual files.

The authors hereby grant permission to use, copy, modify, distribute, and license this software and its documentation for any purpose, provided that existing copyright notices are retained in all copies and that this notice is included verbatim in any distributions. No written agreement, license, or royalty fee is required for any of the authorized uses. Modifications to this software may be copyrighted by their authors and need not follow the licensing terms described here, provided that the new terms are clearly indicated on the first page of each file where they apply.

IN NO EVENT SHALL THE AUTHORS OR DISTRIBUTORS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF THIS SOFTWARE, ITS DOCUMENTATION, OR ANY DERIVATIVES THEREOF, EVEN IF THE AUTHORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

THE AUTHORS AND DISTRIBUTORS SPECIFICALLY DISCLAIM ANY WARRANTIES,

INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT. THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, AND THE AUTHORS AND DISTRIBUTORS HAVE NO OBLIGATION TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.

GOVERNMENT USE: If you are acquiring this software on behalf of the U.S. government, the Government shall have only "Restricted Rights" in the software and related documentation as defined in the Federal Acquisition Regulations (FARs) in Clause 52.227.19 (c) (2). If you are acquiring the software on behalf of the Department of Defense, the software shall be classified as "Commercial Computer Software" and the Government shall have only "Restricted Rights" as defined in Clause 252.227-7013 (c) (1) of DFARs. Notwithstanding the foregoing, the authors grant the U.S. Government and others acting in its behalf permission to use and distribute the software in accordance with the terms specified in this license.

© 1995-1997 Roger E. Critchlow Jr

The authors hereby grant permission to use, copy, modify, distribute, and license this software and its documentation for any purpose, provided that existing copyright notices are retained in all copies and that this notice is included verbatim in any distributions. No written agreement, license, or royalty fee is required for any of the authorized uses. Modifications to this software may be copyrighted by their authors and need not follow the licensing terms described here, provided that the new terms are clearly indicated on the first page of each file where they apply.

IN NO EVENT SHALL THE AUTHORS OR DISTRIBUTORS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF THIS SOFTWARE, ITS DOCUMENTATION, OR ANY DERIVATIVES THEREOF, EVEN IF THE AUTHORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

THE AUTHORS AND DISTRIBUTORS SPECIFICALLY DISCLAIM ANY WARRANTIES,

INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT. THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, AND THE AUTHORS AND DISTRIBUTORS HAVE NO OBLIGATION TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.

- This software application may include Tk third-party software.

© 1994 Software Research Associates, Inc.

© 2002 by Ludwig Callewaert.

© 1998 Paul Duffin.

© 1999 Jan Nijtmans.

© 2005, Tcl Core Team.

© 2005 Daniel A. Steffen <das@users.sourceforge.net>

© 1993-1994 Lockheed Missle & Space Company, AI Center

© Reed Wade (wade@cs.utk.edu), University of Tennessee

© 2000 Jeffrey Hobbs.

© 2003-2006 Patrick Thoysts

© 2001-2002 David Gravereaux.

© 1987-1993 Adobe Systems Incorporated All Rights Reserved

© 1994 The Australian National University

© 2001 Donal K. Fellows

© 2002 ActiveState Corporation.

© 2000 Ajuba Solutions. All rights reserved.

© 1998-2000 by Scriptics Corporation. All rights reserved.

© 2001, Apple Computer, Inc.

© 1990-1993 The Regents of the University of California. All rights reserved.

© 1994-1998 Sun Microsystems, Inc. All rights reserved.

This software is copyrighted by the Regents of the University of California, Sun Microsystems, Inc., and other parties. The following terms apply to all files associated with the software unless explicitly disclaimed in individual files.

The authors hereby grant permission to use, copy, modify, distribute, and license this software and its documentation for any purpose, provided that existing copyright notices are retained in all copies and that this notice is included verbatim in any distributions. No written agreement, license, or royalty fee is required for any of the authorized uses. Modifications to this software may be copyrighted by their authors and need not follow the licensing terms described here, provided that the new terms are clearly indicated on the first page of each file where they apply.

IN NO EVENT SHALL THE AUTHORS OR DISTRIBUTORS BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF THIS SOFTWARE, ITS DOCUMENTATION, OR ANY DERIVATIVES THEREOF, EVEN IF THE AUTHORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

THE AUTHORS AND DISTRIBUTORS SPECIFICALLY DISCLAIM ANY WARRANTIES,

INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT. THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, AND THE AUTHORS AND DISTRIBUTORS HAVE NO OBLIGATION TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.

GOVERNMENT USE: If you are acquiring this software on behalf of the U.S. government, the Government shall have only "Restricted Rights" in the software and related documentation as defined in the Federal Acquisition Regulations (FARs) in Clause 52.227.19 (c) (2). If you are acquiring the software on behalf of the Department of Defense, the software shall be classified as "Commercial Computer Software" and the Government shall have only "Restricted Rights" as defined in Clause 252.227-7013 (c) (1) of DFARs. Notwithstanding the foregoing, the authors grant the U.S. Government and others acting in its behalf permission to use and distribute the software in accordance with the terms specified in this license.

© 1987 by Digital Equipment Corporation, Maynard, Massachusetts, and the Massachusetts Institute of Technology, Cambridge, Massachusetts. All Rights Reserved

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the names of Digital or MIT not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission.

DIGITAL DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO EVENT SHALL DIGITAL BE LIABLE FOR ANY SPECIAL, INDIRECT OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

© 1987 by Digital Equipment Corporation, Maynard, Massachusetts, and the Massachusetts Institute of Technology, Cambridge, Massachusetts. All Rights Reserved

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the names of Digital or MIT not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission.

DIGITAL DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO EVENT SHALL DIGITAL BE LIABLE FOR ANY SPECIAL, INDIRECT OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

© 1990, David Koblas.

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. This software is provided "as is" without express or implied warranty.

© 1998 Hutchison Avenue Software Corporation

Permission to use, copy, modify, and distribute this software and its documentation for any purpose and without fee is hereby granted, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. This software is provided "AS IS." The Hutchison Avenue Software Corporation disclaims all warranties, either express or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose, with respect to this code and accompanying documentation.

© 2001, Apple Computer, Inc.

The following terms apply to all files originating from Apple Computer, Inc. ("Apple") and associated with the software unless explicitly disclaimed in individual files.

Apple hereby grants permission to use, copy, modify, distribute, and license this software and its documentation for any purpose, provided that existing copyright notices are retained in all copies and that this notice is included verbatim in any distributions. No written agreement, license, or royalty fee is required for any of the authorized uses. Modifications to this software may be copyrighted by their authors and need not follow the licensing terms described here, provided that the new terms are clearly indicated on the first page of each file where they apply.

IN NO EVENT SHALL APPLE, THE AUTHORS OR DISTRIBUTORS OF THE SOFTWARE BE LIABLE TO ANY PARTY FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OF THIS SOFTWARE, ITS DOCUMENTATION, OR ANY DERIVATIVES THEREOF, EVEN IF APPLE OR THE AUTHORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. APPLE, THE AUTHORS AND DISTRIBUTORS SPECIFICALLY DISCLAIM ANY WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT. THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, AND APPLE, THE AUTHORS AND DISTRIBUTORS HAVE NO OBLIGATION TO PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS.

GOVERNMENT USE: If you are acquiring this software on behalf of the U.S. government, the Government shall have only "Restricted Rights" in the software and related documentation as defined in the Federal Acquisition Regulations (FARs) in Clause 52.227.19 (c) (2). If you are acquiring the software on behalf of the Department of Defense, the software shall be classified as "Commercial Computer Software" and the Government shall have only "Restricted Rights" as defined in Clause 252.227-7013 (c) (1) of DFARs. Notwithstanding the foregoing, the authors grant the U.S. Government and others acting in its behalf permission to use and distribute the

software in accordance with the terms specified in this license. The following terms apply to all files originating from Apple Computer, Inc. ("Apple") and associated with the software unless explicitly disclaimed in individual files.

- This software application may include Advanced Verification Methodology third-party software.

Refer to the license file in your install directory:

<install_directory>/verilog_src/avm/LICENSE.txt

- This software application may include libtecla 1.6.1 third-party software that may be subject to the following terms of use and copyright(s):

Copyright (c) 2000, 2001, 2002, 2003, 2004 by Martin C. Shepherd.

All rights reserved.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, provided that the above copyright notice(s) and this permission notice appear in all copies of the Software and that both the above copyright notice(s) and this permission notice appear in supporting documentation.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT OF THIRD PARTY RIGHTS. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR HOLDERS INCLUDED IN THIS NOTICE BE LIABLE FOR ANY CLAIM, OR ANY SPECIAL INDIRECT OR CONSEQUENTIAL DAMAGES, OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Except as contained in this notice, the name of a copyright holder shall not be used in advertising or otherwise to promote the sale, use or other dealings in this Software without prior written authorization of the copyright holder.

- This software application may include third-party content (icons) from www.famfamfam.com, which is distributed under the Creative Commons Attribution License 2.5.

Attribution 2.5

CREATIVE COMMONS CORPORATION IS NOT A LAW FIRM AND DOES NOT PROVIDE LEGAL SERVICES. DISTRIBUTION OF THIS LICENSE DOES NOT CREATE AN ATTORNEY-CLIENT RELATIONSHIP. CREATIVE COMMONS PROVIDES THIS INFORMATION ON AN "AS-IS" BASIS. CREATIVE COMMONS MAKES NO WARRANTIES REGARDING THE INFORMATION PROVIDED, AND DISCLAIMS LIABILITY FOR DAMAGES RESULTING FROM ITS USE.

Refer to the license file in your install directory:

<install_directory>/docs/legal/cc2_5_license.pdf

- This software may include ZLib third-party software that may be subject to the following copyright:

© 1997 Christian Michelsen Research AS, Advanced Computing, Fantoftvegen 38, 5036 BERGEN, Norway,
<http://www.cmr.no>

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Christian Michelsen Research AS makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This software application may include MPICH2 third-party software that may be subject to the following copyrights:

© 2001-2003 The Trustees of Indiana University. All rights reserved.

© 1998-2001 University of Notre Dame. All rights reserved.

© 1994-1998 The Ohio State University. All rights reserved.

© 1991 by the Massachusetts Institute of Technology

Indiana University has the exclusive rights to license this product under the following license.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1) All redistributions of source code must retain the above copyright notice, the list of authors in the original source code, this list of conditions and the disclaimer listed in this license;
- 2) All redistributions in binary form must reproduce the above copyright notice, this list of conditions and the disclaimer listed in this license in the documentation and/or other materials provided with the distribution;
- 3) Any documentation included with all redistributions must include the following acknowledgement:

"This product includes software developed at the Ohio Supercomputer Center at The Ohio State University, the University of Notre Dame and the Pervasive Technology Labs at Indiana University with original ideas contributed from Cornell University. For technical information contact Andrew Lumsdaine at the Pervasive Technology Labs at Indiana University. For administrative and license questions contact the Advanced Research and Technology Institute at 351 West 10th St., Indianapolis, Indiana 46202, phone 317-274-5905, fax 317-274-5902."

Alternatively, this acknowledgement may appear in the software itself, and wherever such third-party acknowledgments normally appear.

- 4) The name "LAM" or "LAM/MPI" shall not be used to endorse or promote products derived from this software without prior written permission from Indiana University. For written permission, please contact Indiana University Advanced Research & Technology Institute.
- 5) Products derived from this software may not be called "LAM" or "LAM/MPI", nor may "LAM" or "LAM/MPI" appear in their name, without prior written permission of Indiana University Advanced Research & Technology Institute.

Indiana University provides no reassurances that the source code provided does not infringe the patent or any other intellectual property rights of any other entity. Indiana University disclaims any liability to any recipient for claims brought by any other entity based on infringement of intellectual property rights or otherwise.

LICENSEE UNDERSTANDS THAT SOFTWARE IS PROVIDED "AS IS" FOR WHICH NO

WARRANTIES AS TO CAPABILITIES OR ACCURACY ARE MADE. INDIANA UNIVERSITY GIVES NO WARRANTIES AND MAKES NO REPRESENTATION THAT SOFTWARE IS FREE OF INFRINGEMENT OF THIRD PARTY PATENT, COPYRIGHT, OR OTHER PROPRIETARY RIGHTS. INDIANA UNIVERSITY MAKES NO WARRANTIES THAT SOFTWARE IS FREE FROM "BUGS", "VIRUSES", "TROJAN HORSES", "TRAP DOORS", "WORMS", OR OTHER HARMFUL CODE. LICENSEE ASSUMES THE ENTIRE RISK AS TO THE PERFORMANCE OF SOFTWARE AND/OR ASSOCIATED MATERIALS, AND TO THE PERFORMANCE AND VALIDITY OF INFORMATION GENERATED USING SOFTWARE.

Indiana University has the exclusive rights to license this product under this license.

Permission to use, copy, modify, distribute, and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of M.I.T. not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission. M.I.T. makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This software application may include Loki third-party software that may be subject to the following copyrights:

© 2000, 2001, 2005 by Andrei Alexandrescu

© 2001. Addison-Wesley.

© 2006 Richard Sposato

© 2005, 2006 Peter Kümmel

© 2000 Petru Marginean

© 2005 Joshua Lehrer

Permission to use, copy, modify, distribute and sell this software for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation.

The author or Addison-Wesley Longman makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This software application may include Perl third-party software that may be subject to the following copyrights:

© 1995-2007, Gisle Aas

© 1995, Martijn Koster

© 1999-2000, Michael A. Chase.

© 1997-2006 Tom Christiansen, Nathan Torkington, and other authors as noted. All rights reserved.

© 1998, 1999, 2000 The Perl Journal.

© 1994-2004 Tim Bunce Ireland. All rights reserved.

© 1996-1999 Malcolm Beattie

© 1991, 1992, 1993, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006 by Larry Wall and others

© 1997-2006 Jonathan Leffler, Jochen Wiedmann, Steffen Goeldner and Tim Bunce

© 2004 by Jeff Zucker <jzucker AT cpan.org >. All rights reserved.

© 2002 Jonathan Leffler

© 1997, 1998 by Jochen Wiedmann

© 2003 Mark Jason Dominus.

© 1990, 2002, 2003, 2005 by Johan Vromans.

© 2000, 1996, 1991 O'Reilly Media, Inc.

© 2001, 2002, by Larry Wall, Nick Ing-Simmons, and others

© 1997-2000, Damian Conway. All Rights Reserved.

© 1994-2000 Alligator Descartes,

© 1995-2005 Graham Barr. All rights reserved.

© 1998-2003 Stephen McCamant. All rights reserved.

© 1995-2004 Nick Ing-Simmons. All rights reserved.

© 1996, 1997, 1998, 2000, 2001, 2002, 2005 by Russ Allbery <rra@stanford.edu> and Zenin

© 2002 Sam Tregar

© 2002, 2004 Tim Jenness, Christian Soeller, Hugo van der Sanden. All Rights Reserved.

© 1997-2003, Damian Conway. All Rights Reserved.

© 2003 Enache Adrian. All rights reserved.

© 1995-2006 Paul Marquess. All rights reserved.

© 1994-2000 by Bradford Appleton. All rights reserved.

© 2001-2005, SADAHIRO Tomoyuki. Japan. All rights reserved.

© 1999, 2000, 2001, 2002, 2003 by Russ Allbery rra@stanford.edu

© 1997, 1999 Tom Phoenix

© 2002-2004, Neil Bowers.

© 1997-2001, Canon Research Centre Europe (CRE).

© 1996 by Charles Bailey.

© 2001 Michael Hennecke and Canon Research Centre Europe (CRE).

© 2004 by the Perl 5 Porters. All rights reserved.

© 2004-2005, Marcus Holland-Moritz.

© 1999, Kenneth Albanowski.

© 1998-2004 Sean M. Burke. All rights reserved.

© 1995-1996 Neil Winton.

© 1996-1998 Gurusamy Sarathy.

© 1999-2000 by Marek Rouchal

© 1995 Graham Barr & Nick Ing-Simmons. All rights reserved.

© 2000-2001 Paul Kulchenko (paulclinger@yahoo.com)]

© 1999 Greg London.

© 1996-2002 Douglas E. Wegscheid. All rights reserved.

© 2001, 2002, 2003, 2004, 2005 Jarkko Hietaniemi. All rights reserved.

© 1999 Slaven Rezic. All rights reserved.

© 2000-2004 Tim Jenness. All Rights Reserved.

© 2000 Clark Cooper. All rights reserved.

© 1990-1992 RSA Data Security, Inc.

© 1997-1998 Achim Bohnet. All rights reserved.

© 2002 Sreeji K. Das. All rights reserved.

© 1998, 1999, 2000, 2001 M-J. Dominus.

© 1996 - 1999, 2000-2003, Stephen O. Lidie. All rights reserved.

© 2002 James Tillman. All rights reserved.

© 2000 by Joe Smith <Joe.Smith@inwap.com>.

© 1998-2000 Larry Wall and Clark Cooper. All rights reserved.

© 1995-98 Ilya Zakharevich. All rights reserved.

© 1999, 2000 by Randal L. Schwartz and Stonehenge Consulting Services, Inc.

© 2000 Mark Kvale. All rights reserved.

© 1997, 1998, 1999 Tom Christiansen. All rights reserved.

© 2002-2003, Rob Brown. All rights reserved.

© 2001, Colin McMillen. All rights reserved.

© 1996 - 1998 Achim Bohnet and Mike Beller. All rights reserved.

© 2002-2003 Elizabeth Mattijsen. All rights reserved.

© 1997 Uwe Hollerbach.

© 2002 - 2004, Steve Lidie. All rights reserved.

© 2001, Lincoln Stein <lstein@cshl.org>.

© 1995-2000, Raphael Manfredi

© 2002 Jos Boumans E<lt>kane@cpn.orgE<gt>. All rights reserved.

© 1999-2005 Tim Jenness and the UK Particle Physics and Astronomy Research Council. All Rights Reserved.

© 1998-2000 Joshua Nathaniel Pritikin. All rights reserved.

© 2001-2002 Michael G. Schwern.

© 1999 Greg Bartels. All rights reserved.

© 2000-2004 Ned Konz. All rights reserved.

© 2005 Andy Lester

© 2006 Pete Krawczyk

© 2005 ActiveState. All rights reserved.

© 1999 Tuomas J. Lukka <lukka@iki.fi>. All rights reserved.

© 2005 Steve Peters. All rights reserved.

© 2006 Adam Kennedy. All rights reserved.

© 1998-2004 Tom Hughes <tom@compton.nu>.

© 1989, 1993 The Regents of the University of California. All rights reserved.

© 1991-2005 Unicode, Inc. All rights reserved. Distributed under the Terms of Use in
<http://www.unicode.org/copyright.html>

© 1990-2, RSA Data Security, Inc. All rights reserved.

You may distribute under the terms of either the GNU General Public License or the Artistic License, as specified in the Perl README file.

The Artistic License

August 15, 1997

Preamble

The intent of this document is to state the conditions under which a Package may be copied, such that the Copyright Holder maintains some semblance of artistic control over the development of the package, while giving the users of the package the right to use and distribute the Package in a more-or-less customary fashion, plus the right to make reasonable modifications.

Definitions

"Package" refers to the collection of files distributed by the Copyright Holder, and derivatives of that collection of files created through textual modification.

"Standard Version" refers to such a Package if it has not been modified, or has been modified in accordance with the wishes of the Copyright Holder as specified below.

"Copyright Holder" is whoever is named in the copyright or copyrights for the package.

"You" is you, if you're thinking about copying or distributing this Package.

"Reasonable copying fee" is whatever you can justify on the basis of media cost, duplication charges, time of people involved, and so on. (You will not be required to justify it to the Copyright Holder, but only to the computing community at large as a market that must bear the fee.)

"Freely Available" means that no fee is charged for the item itself, though there may be fees involved in handling the item. It also means that recipients of the item may redistribute it under the same conditions they received it.

1. You may make and give away verbatim copies of the source form of the Standard Version of this Package without restriction, provided that you duplicate all of the original copyright notices and associated disclaimers.

2. You may apply bug fixes, portability fixes and other modifications derived from the Public Domain or from the Copyright Holder. A Package modified in such a way shall still be considered the Standard Version.

3. You may otherwise modify your copy of this Package in any way, provided that you insert a prominent notice in each changed file stating how and when you changed that file, and provided that you do at least ONE of the following:

a. place your modifications in the Public Domain or otherwise make them Freely Available, such as by posting said modifications to Usenet or an equivalent medium, or placing the modifications on a major archive site such as uunet.uu.net, or by allowing the Copyright Holder to include your modifications in the Standard Version of the Package.

b. use the modified Package only within your corporation or organization.

c. rename any non-standard executables so the names do not conflict with standard executables, which must also be provided, and provide a separate manual page for each non-standard executable that clearly documents how it differs from the Standard Version.

d. make other distribution arrangements with the Copyright Holder.

4. You may distribute the programs of this Package in object code or executable form, provided that you do at least ONE of the following:

a. distribute a Standard Version of the executables and library files, together with instructions (in the manual page or equivalent) on where to get the Standard Version.

b. accompany the distribution with the machine-readable source of the Package with your modifications.

c. give non-standard executables non-standard names, and clearly document the differences in manual pages (or equivalent), together with instructions on where to get the Standard Version.

d. make other distribution arrangements with the Copyright Holder.

5. You may charge a reasonable copying fee for any distribution of this Package. You may charge any fee you choose for support of this Package. You may not charge a fee for this Package itself. However, you may distribute this Package in aggregate with other (possibly commercial) programs as part of a larger (possibly commercial) software distribution provided that you do not advertise this Package as a product of your own. You may embed this Package's interpreter within an executable of yours (by linking); this shall be construed as a mere form of aggregation, provided that the complete Standard Version of the interpreter is so embedded.

6. The scripts and library files supplied as input to or produced as output from the programs of this Package do not automatically fall under the copyright of this Package, but belong to whomever generated them, and may be sold commercially, and may be aggregated with this Package. If such scripts or library files are aggregated with this Package via the so-called "undump" or "unexec" methods of producing a binary executable image, then distribution of such an image shall neither be construed as a distribution of this Package nor shall it fall under the restrictions of Paragraphs 3 and 4, provided that you do not represent such an executable image as a Standard Version of this Package.

7. C subroutines (or comparably compiled subroutines in other languages) supplied by you and linked into this Package in order to emulate subroutines and variables of the language defined by this Package shall not be considered part of this Package, but are the equivalent of input as in Paragraph 6, provided these subroutines do not change the language in any way that would cause it to fail the regression tests for the language.

8. Aggregation of this Package with a commercial distribution is always permitted provided that the use of this Package is embedded; that is, when no overt attempt is made to make this Package's interfaces visible to the end user of the commercial distribution. Such use shall not be construed as a distribution of this Package.

9. The name of the Copyright Holder may not be used to endorse or promote products derived from this software without specific prior written permission.

10. THIS PACKAGE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

The End

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Permission is hereby granted, free of charge, to any person obtaining a copy of the Unicode data files and any associated documentation (the "Data Files") or Unicode software and any associated documentation (the "Software") to deal in the Data Files or Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, and/or sell copies of the Data Files or Software, and to permit persons to whom the Data Files or Software are furnished to do so, provided that (a) the above copyright notice(s) and this permission notice appear with all copies of the Data Files or Software, (b) both the above copyright notice(s) and this permission notice appear in associated

documentation, and (c) there is clear notice in each modified Data File or in the Software as well as in the documentation associated with the Data File(s) or Software that the data or software has been modified.

THE DATA FILES AND SOFTWARE ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT OF THIRD PARTY RIGHTS. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR HOLDERS INCLUDED IN THIS NOTICE BE LIABLE FOR ANY CLAIM, OR ANY SPECIAL INDIRECT OR CONSEQUENTIAL DAMAGES, OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE DATA FILES OR SOFTWARE.

Except as contained in this notice, the name of a copyright holder shall not be used in advertising or otherwise to promote the sale, use or other dealings in these Data Files or Software without prior written authorization of the copyright holder.

License to copy and use this software is granted provided that it is identified as the "RSA Data Security, Inc. MD4 Message-Digest Algorithm" in all material mentioning or referencing this software or this function.

License is also granted to make and use derivative works provided that such works are identified as "derived from the RSA Data Security, Inc. MD4 Message-Digest Algorithm" in all material mentioning or referencing the derived work.

RSA Data Security, Inc. makes no representations concerning either the merchantability of this software or the suitability of this software for any particular purpose. It is provided "as is" without express or implied warranty of any kind.

These notices must be retained in any copies of any part of this documentation and/or software.

This copyright does not prohibit distribution of any version of Perl containing this extension under the terms of the GNU or Artistic licenses.

- This software application may include MPICH2 third-party software that may be subject to the following copyrights:

© 2001-2003 The Trustees of Indiana University. All rights reserved.

© 1998-2001 University of Notre Dame. All rights reserved.

© 1994-1998 The Ohio State University. All rights reserved.

© 1991 by the Massachusetts Institute of Technology

Indiana University has the exclusive rights to license this product under the following license.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1) All redistributions of source code must retain the above copyright notice, the list of authors in the original source code, this list of conditions and the disclaimer listed in this license;
- 2) All redistributions in binary form must reproduce the above copyright notice, this list of conditions and the disclaimer listed in this license in the documentation and/or other materials provided with the distribution;
- 3) Any documentation included with all redistributions must include the following acknowledgement:

"This product includes software developed at the Ohio Supercomputer Center at The Ohio State University, the University of Notre Dame and the Pervasive Technology Labs at Indiana University with original ideas contributed from Cornell University. For technical information contact Andrew Lumsdaine at the Pervasive Technology Labs at Indiana University. For administrative and license questions contact the Advanced Research and Technology Institute at 351 West 10th St., Indianapolis, Indiana 46202, phone 317-274-5905, fax 317-274-5902."

Alternatively, this acknowledgement may appear in the software itself, and wherever such third-party acknowledgments normally appear.

4) The name "LAM" or "LAM/MPI" shall not be used to endorse or promote products derived from this software without prior written permission from Indiana University. For written permission, please contact Indiana University Advanced Research & Technology Institute.

5) Products derived from this software may not be called "LAM" or "LAM/MPI", nor may "LAM" or "LAM/MPI" appear in their name, without prior written permission of Indiana University Advanced Research & Technology Institute.

Indiana University provides no reassurances that the source code provided does not infringe the patent or any other intellectual property rights of any other entity. Indiana University disclaims any liability to any recipient for claims brought by any other entity based on infringement of intellectual property rights or otherwise.

LICENSEE UNDERSTANDS THAT SOFTWARE IS PROVIDED "AS IS" FOR WHICH NO

WARRANTIES AS TO CAPABILITIES OR ACCURACY ARE MADE. INDIANA UNIVERSITY GIVES NO WARRANTIES AND MAKES NO REPRESENTATION THAT SOFTWARE IS FREE OF INFRINGEMENT OF THIRD PARTY PATENT, COPYRIGHT, OR OTHER PROPRIETARY RIGHTS. INDIANA UNIVERSITY MAKES NO WARRANTIES THAT SOFTWARE IS FREE FROM "BUGS", "VIRUSES", "TROJAN HORSES", "TRAP DOORS", "WORMS", OR OTHER HARMFUL CODE. LICENSEE ASSUMES THE ENTIRE RISK AS TO THE PERFORMANCE OF SOFTWARE AND/OR ASSOCIATED MATERIALS, AND TO THE PERFORMANCE AND VALIDITY OF INFORMATION GENERATED USING SOFTWARE.

Indiana University has the exclusive rights to license this product under this license.

Permission to use, copy, modify, distribute, and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of M.I.T. not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission. M.I.T. makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This software application may include GDB third-party software. GDB is distributed under the terms of the GNU GPL version 2. You can view the complete license at: [path to docs <mentor legal directory_GPL2>] To obtain a copy of the GDB source code, or to obtain a copy of changes made to the GDB source code, if any, send a request to request_sourcecode@mentor.com. This offer shall only be available for three years from the date Mentor Graphics Corporation first distributed the GDB source code.

Software distributed under the License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

Refer to the license file in your install directory:

<install_directory>/docs/legal/gnu_gpl_2.0.pdf

- This software application may include SystemC version 2.2 third-party software. To obtain a copy of the SystemC source code, send a request to request_sourcecode@mentor.com.

SystemC software is distributed under the SystemC Open Source License Agreement and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the License for the specific language governing rights and limitations under the License.

Refer to the license file in your install directory:

<install_directory>/docs/legal/open_source_V3.pdf

- This software application may include GNU GCC 4.1.2 third-party software.

GNU GCC 4.1.2 is distributed under the terms of the General Public License version 2 and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the license for the specific language governing rights and limitations under the license. You can view a copy of the license at: <install_directory>/docs/legal/gnu_gpl_2.0.pdf. To obtain a copy of the source code to the files licensed under the GNU GPL v2, send a request to request_sourcecode@mentor.com. This offer shall only be available for three years from the date Mentor Graphics Corporation first distributed GNU GPL v2 covered source code.

- This software application may include MinGW gcc version 4.2.1 third-party software. MinGW gcc is distributed under the terms of the General Public License version 2.0 and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied.

See the license for the specific language governing rights and limitations under the license. You can view a copy of the license at: <install_directory>/docs/legal/gnu_gpl_2.0.pdf. Portions of this software may be subject to the GNU Free Documentation License version 1.2. You can view a copy of the GNU Free Documentation License version 1.2 at: <install_directory>/docs/legal/gnu_free_doc_1.2.pdf. Portions of this software may be subject to the Lesser General Public License version 2.1. You can view a copy of the Lesser General Public License version 2.1 at: <install_directory>/docs/legal/gnu_lgpl_2.1.pdf. Portions of this software may be subject to the Library General Public License version 2.0. You can view a copy of the Library General Public License version 2.0 at: <install_directory>/docs/gnu_library_gpl_2.0.pdf. Portions of this software may be subject to the Boost Software License version 1.0. You can view a copy of the Boost Software License version 1.0 at: <install_directory>/docs/boost_1.0.pdf. To obtain a copy of the source code to MinGW gcc, send a request to request_sourcecode@mentor.com. This offer shall only be available for three years from the date Mentor Graphics Corporation first distributed MinGW gcc. MinGW gcc version 4.2.1 may be subject to the following copyright:

© 1995-2004 Jean-loup Gailly and Mark Adler

This software is provided 'as-is', without any express or implied warranty. In no event will the authors be held liable for any damages arising from the use of this software.

Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:

1. The origin of this software must not be misrepresented; you must not claim that you wrote the original software. If you use this software in a product, an acknowledgment in the product documentation would be appreciated but is not required.
2. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.
3. This notice may not be removed or altered from any source distribution.

Jean-loup Gailly Mark Adler

jloup@gzip.org madler@alumni.caltech.edu

If you use the zlib library in a product, we would appreciate *not* receiving lengthy legal documents to sign. The sources are provided for free but without warranty of any kind. The library has been entirely written by Jean-loup Gailly and Mark Adler; it does not include third-party code.

If you redistribute modified sources, we would appreciate that you include in the file ChangeLog history information documenting your changes. Please read the FAQ for more information on the distribution of modified source versions.

© 1994 Hewlett-Packard Company

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Hewlett-Packard Company makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

© 1983, 1990, 1991 Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. [rescinded 22 July 1999]

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1987 Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms are permitted provided that the above copyright notice and this paragraph are duplicated in all such forms and that any documentation, advertising materials, and other materials related to such distribution and use acknowledge that the software was developed by the University of California, Berkeley. The name of the University may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

© 1991, 2000, 2006 by AT&T.

The author of this software is David M. Gay.

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, NEITHER THE AUTHOR NOR AT&T MAKES ANY REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

© 1991 by AT&T.

Permission to use, copy, modify, and distribute this software for any purpose without fee is hereby granted, provided that this entire notice is included in all copies of any software which is or includes a copy or modification of this software and in all copies of the supporting documentation for such software.

THIS SOFTWARE IS BEING PROVIDED "AS IS", WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. IN PARTICULAR, NEITHER THE AUTHOR NOR AT&T MAKES ANY REPRESENTATION OR WARRANTY OF ANY KIND CONCERNING THE MERCHANTABILITY OF THIS SOFTWARE OR ITS FITNESS FOR ANY PARTICULAR PURPOSE.

© 1993 by Sun Microsystems, Inc. All rights reserved.

Developed at SunPro, a Sun Microsystems, Inc. business. Permission to use, copy, modify, and distribute this software is freely granted, provided that this notice is preserved.

© The Internet Society (2000). All Rights Reserved.

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction of any kind, provided that the above copyright notice and this paragraph are included on all such copies and derivative works. However, this document itself may not be modified in any way, such as by removing the copyright notice or references to the Internet Society or other Internet organizations, except as needed for the purpose of developing Internet standards in which case the procedures for copyrights defined in the Internet Standards process must be followed, or as required to translate it into languages other than English.

The limited permissions granted above are perpetual and will not be revoked by the Internet Society or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis and THE INTERNET SOCIETY AND THE INTERNET ENGINEERING TASK FORCE DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY WARRANTY THAT THE USE OF THE INFORMATION HEREIN WILL NOT INFRINGE ANY RIGHTS OR ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

© 2004 World Wide Web Consortium,

(Massachusetts Institute of Technology, European Research Consortium for Informatics and Mathematics, Keio University). All Rights Reserved. This work is distributed under the W3C(r) Software License [1] in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

[1] <http://www.w3.org/Consortium/Legal/2002/copyright-software-20021231>

Permission to copy, modify, and distribute this software and its documentation, with or without modification, for any purpose and without fee or royalty is hereby granted, provided that you include the following on ALL copies of the software and documentation or portions thereof, including modifications:

1. The full text of this NOTICE in a location viewable to users of the redistributed or derivative work.
2. Any pre-existing intellectual property disclaimers, notices, or terms and conditions. If none exist, the W3C Software Short Notice should be included (hypertext is preferred, text is permitted) within the body of any redistributed or derivative code.
3. Notice of any changes or modifications to the files, including the date changes were made. (We recommend you provide URIs to the location from which the code is derived.)

THIS SOFTWARE AND DOCUMENTATION IS PROVIDED "AS IS," AND COPYRIGHT HOLDERS MAKE NO REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE OR THAT THE USE OF THE SOFTWARE OR DOCUMENTATION WILL NOT INFRINGE ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADEMARKS OR OTHER RIGHTS.

COPYRIGHT HOLDERS WILL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF ANY USE OF THE SOFTWARE OR DOCUMENTATION.

The name and trademarks of copyright holders may NOT be used in advertising or publicity pertaining to the software without specific, written prior permission. Title to copyright in this software and any associated documentation will at all times remain with copyright holders.

© 1997, 1998 by Microstar Software Ltd.

AElfred is free for both commercial and non-commercial use and redistribution, provided that Microstar's copyright and disclaimer are retained intact. You are free to modify AElfred for your own use and to redistribute AElfred with your modifications, provided that the modifications are clearly documented.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of merchantability or fitness for a particular purpose. Please use it AT YOUR OWN RISK.

© 1991-2005 Unicode, Inc. All rights reserved. Distributed under the Terms of Use in <http://www.unicode.org/copyright.html>.

Permission is hereby granted, free of charge, to any person obtaining a copy of the Unicode data files and any associated documentation (the "Data Files") or Unicode software and any associated documentation (the "Software") to deal in the Data Files or Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, and/or sell copies of the Data Files or Software, and to permit persons to whom the Data Files or Software are furnished to do so, provided that (a) the above copyright notice(s) and this permission notice appear with all copies of the Data Files or Software, (b) both the above copyright notice(s) and this permission notice appear in associated documentation, and (c) there is clear notice in each modified Data File or in the Software as well as in the documentation associated with the Data File(s) or Software that the data or software has been modified.

THE DATA FILES AND SOFTWARE ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT OF THIRD PARTY RIGHTS. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR HOLDERS INCLUDED IN THIS NOTICE BE LIABLE FOR ANY CLAIM, OR ANY SPECIAL INDIRECT OR CONSEQUENTIAL DAMAGES, OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THE DATA FILES OR SOFTWARE.

Except as contained in this notice, the name of a copyright holder shall not be used in advertising or otherwise to promote the sale, use or other dealings in these Data Files or Software without prior written authorization of the copyright holder.

© 2004 Chris Cannam, Steve Harris and Sean Bolton.

Permission to use, copy, modify, distribute, and sell this software for any purpose is hereby granted without fee, provided that the above copyright notice and this permission notice are included in all copies or substantial portions of the software.

© 2001, Thai Open Source Software Center Ltd

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

Neither the name of the Thai Open Source Software Center Ltd nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1996, 1997 by Doug Bell <dbell@shvn.com>. All Rights Reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1996-1997, 1996-1998

Silicon Graphics Computer Systems, Inc.

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Silicon Graphics makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

© 1994, 2002

Hewlett-Packard Company

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Hewlett-Packard Company makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

© 1997

Christian Michelsen Research AS

Advanced Computing

Fantoftvegen 38, 5036 BERGEN, Norway

<http://www.cmr.no>

Permission to use, copy, modify, distribute and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation. Christian Michelsen Research AS makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

© 2000, 2003, 2004 World Wide Web Consortium,

(Massachusetts Institute of Technology, Institut National de Recherche en Informatique et en Automatique, Keio University). All Rights Reserved. This program is distributed under the W3C's Software Intellectual Property License. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

See W3C License <http://www.w3.org/Consortium/Legal/> for more details.

Notice and Disclaimers

1. Unless otherwise noted, all materials contained in this Site are copyrighted and may not be used except as provided in these terms and conditions or in the copyright notice (documents and software) or other proprietary notice provided with the relevant materials.

2. The materials contained in the Site may be downloaded or copied provided that ALL copies retain the copyright and any other proprietary notices contained on the materials. No material may be modified, edited or taken out of context such that its use creates a false or misleading statement or impression as to the positions, statements or actions of W3C.

3. The name and trademarks of copyright holders may NOT be used in advertising or publicity pertaining to the Web site, its content, specifications, or software without specific, written prior permission. Title to copyright in Web site documents will at all times remain with copyright holders. Use of W3C trademarks and service marks is covered by the W3C Trademark and Servicemark License.

4. Caches of W3C materials should comply with the "maximum time to live" information provided with the materials. After such materials have expired they should not be served from caches without first validating the contents of the W3C Site. Organizations that want to mirror W3C content must abide by the W3C Mirroring Policy.

W3CTrademarks and Generic Terms

Trademarks owned by W3C host institutions on behalf of W3C and generic terms used by the W3C

5. The trademarks, logos, and service marks (collectively the "Trademarks") displayed on the Site are registered and unregistered Trademarks of the Massachusetts Institute of Technology (MIT), European Research Consortium for Informatics and Mathematics (ERCIM), or Keio University (Keio). All use of the W3C Trademarks is governed by the W3C Trademark and Servicemark License. No additional rights are granted by implication, estoppel, or otherwise. Terms which claimed as generic are not governed by any W3C license and are used as common descriptors by the W3C.

The following is a list of W3C terms claimed as a trademark or generic term by MIT, ERCIM, and/or Keio on behalf of the W3C:

W3C, World Wide Web Consortium (registered in numerous countries)

AmayaTM, a Web Browser/Editor

ACSS (generic), Aural Cascading Style Sheets

CSS (generic), Cascading Style Sheets Specification

DOM (generic), Document Object Model

DSig (generic), Digital Signature Initiative

HTML (generic), HyperText Markup Language

HTTP (generic), Hypertext Transfer Protocol

JEP (generic)I, Joint Electronic Payment Initiative

JigsawTM, Java Web Server

MathML (generic), Mathematical Markup Language

Metadata (generic)

P3P, Platform for Privacy Preferences Project

PICS (generic), Platform for Internet Content Selection

PICSRules (generic), Rules Language for PICS

RDF (generic), Resource Description Framework

SMIL (generic), Synchronized Multimedia Integration Language

SVG (generic), Scalable Vector Graphics

WAI™, Web Accessibility Initiative

WebFonts (generic)

XENC (generic), XML Encryption

XHTML (generic), The Extensible HyperText Markup Language

XML (generic), Extensible Markup Language

XMLDSIG (generic), XML Signatures

XSL (generic), Extensible Stylesheet Language

The absence of a product or service name or logo from this list does not constitute a waiver of MIT's, ERCIM's, or Keio's trademark, ability to use a generic term, or other intellectual rights concerning that name or logo.

Any questions concerning the use, status, or standing of W3C trademarks should be directed to: site-policy@w3.org or to W3C, Computer Science and Artificial Intelligence Laboratory, Massachusetts Institute of Technology, 77 Massachusetts Ave., Cambridge, MA 02139 USA.

Non-W3C Trademarks; Member Trademarks

The trademarks, logos, and service marks not owned on behalf of the W3C and that are displayed on the Site are the registered and unregistered marks of their respective owners. No rights are granted by the W3C to use such marks, whether by implication, estoppel, or otherwise.

"METADATA" is a trademark of the Metadata Company. W3C uses the term "metadata" in a descriptive sense, meaning "data about data". W3C is not in any way affiliated with the Metadata Company.

Legal Disclaimers

6. W3C has not reviewed any or all of the web sites linked to this Site and is not responsible for the content of any off-site pages or any other web sites linked to this Site. Please understand that any non-W3C web site is independent from W3C, and W3C has no control over the content on that web site. In addition, a link to a non-W3C web site does not mean that W3C endorses or accepts any responsibility for the content, or the use, of such site. It is the user's responsibility to take precautions to ensure that whatever is selected is free of such items as viruses, worms, Trojan horses and other items of a destructive nature.

7. Information W3C publishes on its Site may contain references or cross references to W3C specifications, projects, programs and services that are not announced or available in your country. Such references do not imply that W3C intends to announce such specifications, projects, programs or services in your country.

8. Information on this Site may contain technical inaccuracies or typographical errors. Information may be changed or updated without notice. W3C may make improvements and/or changes in the materials contained in or described on this site at any time without notice. W3C may also make changes in these Terms and Conditions without notice. User is bound by such revisions and should therefore periodically visit this page to review the then current Terms and Conditions.

9. Limitation on Warranties.

ALL MATERIALS ON THE W3C SITE ARE PROVIDED "AS IS." W3C, MIT, ERCIM, AND KEIO MAKE NO REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE OR NON-INFRINGEMENT. AS TO DOCUMENTS AND GRAPHICS PUBLISHED ON THIS SITE, W3C, MIT, ERCIM, AND KEIO MAKE NO REPRESENTATION OR WARRANTY THAT THE CONTENTS OF SUCH DOCUMENT OR GRAPHICS ARE FREE FROM ERROR OR SUITABLE FOR ANY PURPOSE; NOR THAT IMPLEMENTATION OF SUCH CONTENTS WILL NOT INFRINGE ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADEMARKS OR OTHER RIGHTS.

Please note that some jurisdictions may not allow the exclusion of implied warranties, so some of the above exclusions may not apply to you.

10. Limitation on Liability.

IN NO EVENT WILL W3C, MIT, ERCIM, AND KEIO BE LIABLE TO ANY PARTY FOR ANY DIRECT, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES FOR ANY USE OF THIS SITE, OR ON ANY OTHER HYPERLINKED WEB SITE, INCLUDING, WITHOUT LIMITATION, ANY LOST PROFITS, BUSINESS INTERRUPTION, LOSS OF PROGRAMS OR OTHER DATA ON YOUR INFORMATION HANDLING SYSTEM OR OTHERWISE, EVEN IF W3C, MIT, ERCIM, OR KEIO IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

© 2004 Ami Tavory and Vladimir Dreizin, IBM-HRL.

Permission to use, copy, modify, sell, and distribute this software is hereby granted without fee, provided that the above copyright notice appears in all copies, and that both that copyright notice and this permission notice appear in supporting documentation. None of the above authors, nor IBM Haifa Research Laboratories, make any representation about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

© Henrik Ravn 2004

Use, modification and distribution are subject to the Boost Software License, Version 1.0.

© 1999 Citrus Project,

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY

- This software application may include OVM version 1.1 third-party software. OVM version 1.1 is distributed under the terms of the Apache License version 2.0 and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the license for the specific language governing rights and limitations under the license. You can view a copy of the license at: <install_directory>/docs/legal/apache_2.0.pdf. OVM version 1.1 may be subject to the following copyrights:

© 2007-2008 Mentor Graphics Corporation

© 2007-2008 Cadence Design Systems, Inc.

All Rights Reserved Worldwide

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <http://www.apache.org/licenses/LICENSE-2.0>

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

- This software application may include Binutils version 2.16.1 third-party software. Binutils 2.16.1 is distributed under the terms of the GNU General Public License version 2.0 and is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the license for the specific language governing rights and limitations under the license. You can view a copy of the license at: <install_directory>/docs/legal/gnu_gpl_2.0.pdf.

Portions of this software may be subject to the GNU Free Documentation License v1.2. You can view a copy of the GNU Free Documentation License v1.2 at: <install_directory>/docs/legal/gnu_free_doc_1.2.pdf. Portions of this software may be subject to the GNU Library General Public License v2. You can view a copy of the GNU Library General Public License v2 at: <install_directory>/docs/legal/gnu_library_gpl_2.0.pdf. Portions of this software may be subject to the GNU Lesser General Public License v2.1. You can view a copy of the GNU Lesser General Public License v2.1 at: <install_directory>/docs/legal/gnu_lgpl_2.1.pdf. To obtain a copy of the Binutils 2.14 source code, send a request to request_sourcecode@mentor.com. This offer shall only be available for three years from the date Mentor Graphics Corporation first distributed Binutils 2.16.1. Binutils 2.16.1 may be subject to the following copyrights:

© 1993 Carnegie Mellon University

All Rights Reserved.

Permission to use, copy, modify and distribute this software and its documentation is hereby granted, provided that both the copyright notice and this permission notice appear in all copies of the software, derivative works or modified versions, and any portions thereof, and that both notices appear in supporting documentation.

CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.

© 1987 Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms are permitted provided that the above copyright notice and this paragraph are duplicated in all such forms and that any documentation, advertising materials, and other materials related to such distribution and use acknowledge that the software was developed by the University of California, Berkeley. The name of the University may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

© 1983, 1990, 1991, 1993, 1998, 2001, 2002 The Regents of the University of California.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

© 1998 Cygnus Solutions.

Permission is granted to make and distribute verbatim copies of this manual provided the copyright notice and this permission notice are preserved on all copies.

Permission is granted to process this file through TeX and print the results, provided the printed document carries copying permission notice identical to this one except for the removal of this paragraph

Permission is granted to copy and distribute modified versions of this manual under the conditions for verbatim copying, provided that the entire resulting derived work is distributed under the terms of a permission notice identical to this one.

Permission is granted to copy and distribute translations of this manual into another language, under the above conditions for modified versions, except that this permission notice may be stated in a translation approved by the Foundation.

- This software application may include libxml2 version 2.7.3 third-party software, which is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. Libxml2 v2.7.3 may be subject to the following copyrights:

© 1991 by the Massachusetts Institute of Technology

Permission to use, copy, modify, distribute, and sell this software and its documentation for any purpose is hereby granted without fee, provided that the above copyright notice appear in all copies and that both that copyright notice and this permission notice appear in supporting documentation, and that the name of M.I.T. not be used in advertising or publicity pertaining to distribution of the software without specific, written prior permission. M.I.T. makes no representations about the suitability of this software for any purpose. It is provided "as is" without express or implied warranty.

- This software application may include libxslt version 1.1.24 third-party software, which is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or implied.

End-User License Agreement

The latest version of the End-User License Agreement is available on-line at:
www.mentor.com/eula

IMPORTANT INFORMATION

USE OF THIS SOFTWARE IS SUBJECT TO LICENSE RESTRICTIONS. CAREFULLY READ THIS LICENSE AGREEMENT BEFORE USING THE SOFTWARE. USE OF SOFTWARE INDICATES YOUR COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. ANY ADDITIONAL OR DIFFERENT PURCHASE ORDER TERMS AND CONDITIONS SHALL NOT APPLY.

END-USER LICENSE AGREEMENT ("Agreement")

This is a legal agreement concerning the use of Software (as defined in Section 2) between the company acquiring the license ("Customer"), and the Mentor Graphics entity that issued the corresponding quotation or, if no quotation was issued, the applicable local Mentor Graphics entity ("Mentor Graphics"). Except for license agreements related to the subject matter of this license agreement which are physically signed by Customer and an authorized representative of Mentor Graphics, this Agreement and the applicable quotation contain the parties' entire understanding relating to the subject matter and supersede all prior or contemporaneous agreements. If Customer does not agree to these terms and conditions, promptly return or, if received electronically, certify destruction of Software and all accompanying items within five days after receipt of Software and receive a full refund of any license fee paid.

1. ORDERS, FEES AND PAYMENT.

- 1.1. To the extent Customer (or if and as agreed by Mentor Graphics, Customer's appointed third party buying agent) places and Mentor Graphics accepts purchase orders pursuant to this Agreement ("Order(s)"), each Order will constitute a contract between Customer and Mentor Graphics, which shall be governed solely and exclusively by the terms and conditions of this Agreement, any applicable addenda and the applicable quotation, whether or not these documents are referenced on the Order. Any additional or conflicting terms and conditions appearing on an Order will not be effective unless agreed in writing by an authorized representative of Customer and Mentor Graphics.
- 1.2. Amounts invoiced will be paid, in the currency specified on the applicable invoice, within 30 days from the date of such invoice. Any past due invoices will be subject to the imposition of interest charges in the amount of one and one-half percent per month or the applicable legal rate currently in effect, whichever is lower. Prices do not include freight, insurance, customs duties, taxes or other similar charges, which Mentor Graphics will invoice separately. Unless provided with a certificate of exemption, Mentor Graphics will invoice Customer for all applicable taxes. Customer will make all payments free and clear of, and without reduction for, any withholding or other taxes; any such taxes imposed on payments by Customer hereunder will be Customer's sole responsibility. Notwithstanding anything to the contrary, if Customer appoints a third party to place purchase orders and/or make payments on Customer's behalf, Customer shall be liable for payment under such orders in the event of default by the third party.
- 1.3. All products are delivered FCA factory (Incoterms 2000) except Software delivered electronically, which shall be deemed delivered when made available to Customer for download. Mentor Graphics retains a security interest in all products delivered under this Agreement, to secure payment of the purchase price of such products, and Customer agrees to sign any documents that Mentor Graphics determines to be necessary or convenient for use in filing or perfecting such security interest. Mentor Graphics' delivery of Software by electronic means is subject to Customer's provision of both a primary and an alternate e-mail address.

2. GRANT OF LICENSE.

The software installed, downloaded, or otherwise acquired by Customer under this Agreement, including any updates, modifications, revisions, copies, documentation and design data ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors, who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Mentor Graphics grants to Customer, subject to payment of applicable license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form; (b) for Customer's internal business purposes; (c) for the term; and (d) on the computer hardware and at the site authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Customer may have Software temporarily used by an employee for telecommuting purposes from locations other than a Customer office, such as the employee's residence, an airport or hotel, provided that such employee's primary place of employment is the site where the Software is authorized for use. Mentor Graphics' standard policies and programs, which vary depending on Software, license fees paid or services purchased, apply to the following: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be technically implemented through the use of authorization codes or similar devices); and (c) support services provided, including eligibility to receive telephone support, updates, modifications, and revisions. For the avoidance of doubt, if Customer requests any change or enhancement to Software, whether in the course of receiving support or consulting services, evaluating Software or

otherwise, any inventions, product improvements, modifications or developments made by Mentor Graphics (at Mentor Graphics' sole discretion) will be the exclusive property of Mentor Graphics.

3. **ESC SOFTWARE.** If Customer purchases a license to use development or prototyping tools of Mentor Graphics' Embedded Software Channel ("ESC"), Mentor Graphics grants to Customer a nontransferable, nonexclusive license to reproduce and distribute executable files created using ESC compilers, including the ESC run-time libraries distributed with ESC C and C++ compiler Software that are linked into a composite program as an integral part of Customer's compiled computer program, provided that Customer distributes these files only in conjunction with Customer's compiled computer program. Mentor Graphics does NOT grant Customer any right to duplicate, incorporate or embed copies of Mentor Graphics' real-time operating systems or other embedded software products into Customer's products or applications without first signing or otherwise agreeing to a separate agreement with Mentor Graphics for such purpose.

4. **BETA CODE.**

- 4.1. Portions or all of certain Software may contain code for experimental testing and evaluation ("Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to Customer a temporary, nontransferable, nonexclusive license for experimental use to test and evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. This grant and Customer's use of the Beta Code shall not be construed as marketing or offering to sell a license to the Beta Code, which Mentor Graphics may choose not to release commercially in any form.
- 4.2. If Mentor Graphics authorizes Customer to use the Beta Code, Customer agrees to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. Customer will contact Mentor Graphics periodically during Customer's use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of Customer's evaluation and testing, Customer will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements.
- 4.3. Customer agrees that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceived or made during or subsequent to this Agreement, including those based partly or wholly on Customer's feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this Subsection 4.3 shall survive termination of this Agreement.

5. **RESTRICTIONS ON USE.**

- 5.1. Customer may copy Software only as reasonably necessary to support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. Customer shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. Customer shall not make Software available in any form to any person other than Customer's employees and on-site contractors, excluding Mentor Graphics competitors, whose job performance requires access and who are under obligations of confidentiality. Customer shall take appropriate action to protect the confidentiality of Software and ensure that any person permitted access does not disclose or use it except as permitted by this Agreement. Log files, data files, rule files and script files generated by or for the Software (collectively "Files") constitute and/or include confidential information of Mentor Graphics. Customer may share Files with third parties excluding Mentor Graphics competitors provided that the confidentiality of such Files is protected by written agreement at least as well as Customer protects other information of a similar nature or importance, but in any case with at least reasonable care. Standard Verification Rule Format ("SVRF") and Tcl Verification Format ("TVF") mean Mentor Graphics' proprietary syntaxes for expressing process rules. Customer may use Files containing SVRF or TVF only with Mentor Graphics products. Under no circumstances shall Customer use Software or allow its use for the purpose of developing, enhancing or marketing any product that is in any way competitive with Software, or disclose to any third party the results of, or information pertaining to, any benchmark. Except as otherwise permitted for purposes of interoperability as specified by applicable and mandatory local law, Customer shall not reverse-assemble, reverse-compile, reverse-engineer or in any way derive from Software any source code.
 - 5.2. Customer may not sublicense, assign or otherwise transfer Software, this Agreement or the rights under it, whether by operation of law or otherwise ("attempted transfer"), without Mentor Graphics' prior written consent and payment of Mentor Graphics' then-current applicable transfer charges. Any attempted transfer without Mentor Graphics' prior written consent shall be a material breach of this Agreement and may, at Mentor Graphics' option, result in the immediate termination of the Agreement and licenses granted under this Agreement. The terms of this Agreement, including without limitation the licensing and assignment provisions, shall be binding upon Customer's permitted successors in interest and assigns.
 - 5.3. The provisions of this Section 5 shall survive the termination of this Agreement.
6. **SUPPORT SERVICES.** To the extent Customer purchases support services for Software, Mentor Graphics will provide Customer with available updates and technical support for the Software which are made generally available by Mentor Graphics as part of such services in accordance with Mentor Graphics' then current End-User Software Support Terms located at <http://supportnet.mentor.com/about/legal/>.

7. LIMITED WARRANTY.

- 7.1. Mentor Graphics warrants that during the warranty period its standard, generally supported Software, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Software will meet Customer's requirements or that operation of Software will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. Customer must notify Mentor Graphics in writing of any nonconformity within the warranty period. For the avoidance of doubt, this warranty applies only to the initial shipment of Software under the applicable Order and does not renew or reset, by way of example, with the delivery of (a) Software updates or (b) authorization codes or alternate Software under a transaction involving Software re-mix. This warranty shall not be valid if Software has been subject to misuse, unauthorized modification or improper installation. MENTOR GRAPHICS' ENTIRE LIABILITY AND CUSTOMER'S EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS' OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF SOFTWARE TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF SOFTWARE THAT DOES NOT MEET THIS LIMITED WARRANTY, PROVIDED CUSTOMER HAS OTHERWISE COMPLIED WITH THIS AGREEMENT. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) SOFTWARE WHICH IS LICENSED AT NO COST; OR (C) BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."
- 7.2. THE WARRANTIES SET FORTH IN THIS SECTION 7 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES EXPRESS, IMPLIED OR STATUTORY, WITH RESPECT TO SOFTWARE OR OTHER MATERIAL PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
8. **LIMITATION OF LIABILITY.** EXCEPT WHERE THIS EXCLUSION OR RESTRICTION OF LIABILITY WOULD BE VOID OR INEFFECTIVE UNDER APPLICABLE LAW, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT PAID BY CUSTOMER FOR THE SOFTWARE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER. THE PROVISIONS OF THIS SECTION 8 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
9. **LIFE ENDANGERING APPLICATIONS.** NEITHER MENTOR GRAPHICS NOR ITS LICENSORS SHALL BE LIABLE FOR ANY DAMAGES RESULTING FROM OR IN CONNECTION WITH THE USE OF SOFTWARE IN ANY APPLICATION WHERE THE FAILURE OR INACCURACY OF THE SOFTWARE MIGHT RESULT IN DEATH OR PERSONAL INJURY. THE PROVISIONS OF THIS SECTION 9 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
10. **INDEMNIFICATION.** CUSTOMER AGREES TO INDEMNIFY AND HOLD HARMLESS MENTOR GRAPHICS AND ITS LICENSORS FROM ANY CLAIMS, LOSS, COST, DAMAGE, EXPENSE OR LIABILITY, INCLUDING ATTORNEYS' FEES, ARISING OUT OF OR IN CONNECTION WITH CUSTOMER'S USE OF SOFTWARE AS DESCRIBED IN SECTION 9. THE PROVISIONS OF THIS SECTION 10 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.
11. **INFRINGEMENT.**
- 11.1. Mentor Graphics will defend or settle, at its option and expense, any action brought against Customer in the United States, Canada, Japan, or member state of the European Union which alleges that any standard, generally supported Software product infringes a patent or copyright or misappropriates a trade secret in such jurisdiction. Mentor Graphics will pay any costs and damages finally awarded against Customer that are attributable to the action. Customer understands and agrees that as conditions to Mentor Graphics' obligations under this section Customer must: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to settle or defend the action; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the action.
- 11.2. If a claim is made under Subsection 11.1 Mentor Graphics may, at its option and expense, (a) replace or modify Software so that it becomes noninfringing, or (b) procure for Customer the right to continue using Software, or (c) require the return of Software and refund to Customer any license fee paid, less a reasonable allowance for use.
- 11.3. Mentor Graphics has no liability to Customer if the claim is based upon: (a) the combination of Software with any product not furnished by Mentor Graphics; (b) the modification of Software other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of Software as part of an infringing process; (e) a product that Customer makes, uses, or sells; (f) any Beta Code; (g) any Software provided by Mentor Graphics' licensors who do not provide such indemnification to Mentor Graphics' customers; or (h) infringement by Customer that is deemed willful. In the case of (h), Customer shall reimburse Mentor Graphics for its reasonable attorney fees and other costs related to the action.
- 11.4. THIS SECTION IS SUBJECT TO SECTION 8 ABOVE AND STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS AND CUSTOMER'S SOLE AND EXCLUSIVE REMEDY WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT OR TRADE SECRET MISAPPROPRIATION BY ANY SOFTWARE LICENSED UNDER THIS AGREEMENT.

12. TERM.

- 12.1. This Agreement remains effective until expiration or termination. This Agreement will immediately terminate upon notice if you exceed the scope of license granted or otherwise fail to comply with the provisions of Sections 2, 3, or 5. For any other material breach under this Agreement, Mentor Graphics may terminate this Agreement upon 30 days written notice if you are in material breach and fail to cure such breach within the 30 day notice period. If a Software license was provided for limited term use, such license will automatically terminate at the end of the authorized term.
 - 12.2. Mentor Graphics may terminate this Agreement immediately upon notice in the event Customer is insolvent or subject to a petition for (a) the appointment of an administrator, receiver or similar appointee; or (b) winding up, dissolution or bankruptcy.
 - 12.3. Upon termination of this Agreement or any Software license under this Agreement, Customer shall ensure that all use of the affected Software ceases, and shall return it to Mentor Graphics or certify its deletion and destruction, including all copies, to Mentor Graphics' reasonable satisfaction.
 - 12.4. Termination of this Agreement or any Software license granted hereunder will not affect Customer's obligation to pay for products shipped or licenses granted prior to the termination, which amounts shall immediately be payable at the date of termination.
13. **EXPORT.** Software is subject to regulation by local laws and United States government agencies, which prohibit export or diversion of certain products, information about the products, and direct products of the products to certain countries and certain persons. Customer agrees that it will not export Software or a direct product of Software in any manner without first obtaining all necessary approval from appropriate local and United States government agencies.
 14. **U.S. GOVERNMENT LICENSE RIGHTS.** Software was developed entirely at private expense. All Software is commercial computer software within the meaning of the applicable acquisition regulations. Accordingly, pursuant to US FAR 48 CFR 12.212 and DFAR 48 CFR 227.7202, use, duplication and disclosure of the Software by or for the U.S. Government or a U.S. Government subcontractor is subject solely to the terms and conditions set forth in this Agreement, except for provisions which are contrary to applicable mandatory federal laws.
 15. **THIRD PARTY BENEFICIARY.** Mentor Graphics Corporation, Mentor Graphics (Ireland) Limited, Microsoft Corporation and other licensors may be third party beneficiaries of this Agreement with the right to enforce the obligations set forth herein.
 16. **REVIEW OF LICENSE USAGE.** Customer will monitor the access to and use of Software. With prior written notice and during Customer's normal business hours, Mentor Graphics may engage an internationally recognized accounting firm to review Customer's software monitoring system and records deemed relevant by the internationally recognized accounting firm to confirm Customer's compliance with the terms of this Agreement or U.S. or other local export laws. Such review may include FLEXIm or FLEXnet (or successor product) report log files that Customer shall capture and provide at Mentor Graphics' request. Customer shall make records available in electronic format and shall fully cooperate with data gathering to support the license review. Mentor Graphics shall bear the expense of any such review unless a material non-compliance is revealed. Mentor Graphics shall treat as confidential information all information gained as a result of any request or review and shall only use or disclose such information as required by law or to enforce its rights under this Agreement. The provisions of this section shall survive the termination of this Agreement.
 17. **CONTROLLING LAW, JURISDICTION AND DISPUTE RESOLUTION.** The owners of the Mentor Graphics intellectual property rights licensed under this Agreement are located in Ireland and the United States. To promote consistency around the world, disputes shall be resolved as follows: This Agreement shall be governed by and construed under the laws of the State of Oregon, USA, if Customer is located in North or South America, and the laws of Ireland if Customer is located outside of North or South America. All disputes arising out of or in relation to this Agreement shall be submitted to the exclusive jurisdiction of Portland, Oregon when the laws of Oregon apply, or Dublin, Ireland when the laws of Ireland apply. Notwithstanding the foregoing, all disputes in Asia (except for Japan) arising out of or in relation to this Agreement shall be resolved by arbitration in Singapore before a single arbitrator to be appointed by the Chairman of the Singapore International Arbitration Centre ("SIAC") to be conducted in the English language, in accordance with the Arbitration Rules of the SIAC in effect at the time of the dispute, which rules are deemed to be incorporated by reference in this section. This section shall not restrict Mentor Graphics' right to bring an action against Customer in the jurisdiction where Customer's place of business is located. The United Nations Convention on Contracts for the International Sale of Goods does not apply to this Agreement.
 18. **SEVERABILITY.** If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.
 19. **MISCELLANEOUS.** This Agreement contains the parties' entire understanding relating to its subject matter and supersedes all prior or contemporaneous agreements, including but not limited to any purchase order terms and conditions. Some Software may contain code distributed under a third party license agreement that may provide additional rights to Customer. Please see the applicable Software documentation for details. This Agreement may only be modified in writing by authorized representatives of the parties. All notices required or authorized under this Agreement must be in writing and shall be sent to the person who signs this Agreement, at the address specified below. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse.