



EEDG/CE 6370
Design and Analysis of Reconfigurable Systems

Homework 1

Design of Combinational Logic Designs using Schematic entry and Verilog/VHDL using Intel Quartus Prime

1. Laboratory Objectives

- Learn how to use a commercially available FPGA synthesis environment.
- Create a combinational circuit using graphical design entry (schematic entry) and RTL (Verilog or VHDL)
- Analyze the synthesis results and understand the FPGA resources consumed.
- Simulate the design generating a testbench and verify the correctness of the simulation.

2. Summary

This is a step-by-step tutorial for building a 1-bit full-adder using Quartus Prime Design Suite software that provides designers with the ability to generate digital circuits in different ways, e.g., schematic entry and/or using a hardware description language such as VHDL or Verilog. Quartus Prime also provides the ability to apply FPGA pin and timing constraints, analyze for errors and violations.

3. Pre-lab

- Review the lecture slides that covers the basic structure of an FPGA
- Download and install the tools specified in the tool requirements section (they are all free).

4. Tool Requirements

- Quartus Prime 22.1 Lite Edition (freely available online: Google Intel Quartus Prime lite download).
You only need to install the **Cyclone V FPGA libraries** (our FPGA board has a Cyclone V installed)
- Questa RTL simulator: Make sure to also install the free simulation tool Questa. You will need this to simulate and verify the correctness of the design.


Questa-Intel FPGA is free and is installed with Quartus Prime Lite if selected BUT you still need to go to Intel's license center and issue a license for it

<https://www.youtube.com/watch?v=F6FvXga4fIA>

You need to create an account and go the self-license center → issue a license and add in windows the LM_LICENSE_FILE environment variable to point to the new license file issued.
The main reason for this is that Questa is a third-party tool (Siemens). This license file needs to be renewed yearly.

5. Schematic Full Adder Design

An example 1-bit half-adder block diagram and Boolean circuit are shown below with its truth table (to be completed at the answer sheet).




A	B	Cin	S	Cout
0	0	0	0	0
0	1	0	:	:
0	1	1		




- Open Quartus Prime click in icon)

In case of Windows run the tools always as administrator (right click)

- Create a new project.
File ➔ New Project Wizard




Name the project “fulladder”




Click next → empty project →
Click next (do not add any files)

- Select Cyclone V 5CSEMA5F31C6 device.




Click next and Finish.
New → Design Files → Block Diagram/Schematic File




Save As → fulladder.bdf


- Double click on drawing canvas.




- Go to primitives and select and2, xor2, or2.
- Go to primitives → pin and add 3 inputs and 2 outputs




- Rename the input and output pins to A,B, Cin and S, Cout respectively by double-clicking on the pins just inserted
- Connect the components together by selecting the wire connection on the menu bar.



- Compile the design to make sure that there are no errors.



- Verify that the synthesis processes have finished successfully.



- View synthesis report → Fitter → Summary

The screenshot shows the Quartus Prime interface with two main windows:

- Project Navigator:** Shows a hierarchy of entities. Under "Cyclone V: 5CSEMA5F31C6", there is an entity named "fulladder_gate" with 1.5 (1.5) ALMs needed.
- Compilation Report - fulladder_gate:** This window has two panes:
 - Table of Contents:** A tree view of the report sections, including "Flow Settings", "Flow Non-Default Global Settings", "Flow Elapsed Time", "Flow OS Summary", "Flow Log", "Analysis & Synthesis" (which is expanded to show "Summary", "Settings", "Parallel Compilation", etc.), "Optimization Results", "Post-Synthesis Netlist Statistics for", "Elapsed Time Per Partition", "Messages", "Fitter" (which is expanded to show "Assembler", "Timing Analyzer", "EDA Netlist Writer", "Flow Messages", and "Flow Suppressed Messages"), and "Timing Models".
 - Flow Summary:** A table of statistics:

Flow Status	Successful - Fri Feb 17 12:00:12 2023
Quartus Prime Version	22.1std.0 Build 915 10/25/2022 SC Lite Edition
Revision Name	fulladder_gate
Top-level Entity Name	fulladder_gate
Family	Cyclone V
Device	5CSEMA5F31C6
Timing Models	Final
Logic utilization (in ALMs)	2 / 32,070 (< 1 %)
Total registers	0
Total pins	5 / 457 (1 %)
Total virtual pins	0
Total block memory bits	0 / 4,065,280 (0 %)
Total DSP Blocks	0 / 87 (0 %)
Total HSSI RX PCSS	0
Total HSSI PMA RX Deserializers	0
Total HSSI TX PCSS	0
Total HSSI PMA TX Serializers	0
Total PLLs	0 / 6 (0 %)
Total DLLs	0 / 4 (0 %)

6. Verification – Simulation

Note1: You need to have installed Questa-Intel FPGA starter edition or have any other RTL simulator installed to run this.

Note 2: If Quartus Prime Lite has a bug when calling Questa from within Prime. Go to

"C:\intelFPGA_lite\22.1std\quartus\common\tcl\internal\nativelink" there is a file called qnativelinkflow.tcl

```
set questa_fse_directory "$quartus_path/../questa_fse"  
if {[file isdirectory $questa_fse_directory]} {  
    set questa_installation "$questa_fse_directory"
```


→ Remove the " to
set questa_installation \$questa_fse_directory

You can also run Questa directly from the installation folder. The default installation folder is:



C:\intelFPGA_lite\22.1std\questa_fse\win64

To avoid any issues run it as administrator.

- Create Verilog or VHDL file for the schematic file just generated → Open the schematic diagram of the full adder → File → Create/Update




- Add newly generated fulladder.vhd/fulladder.v file to project → Project Navigator→Files →Add/Remove files




- Quartus Prime does not allow the automatic generation of testbenches directly from a schematic entry file, hence the testbench must be generated for the newly imported Verilog/VHDL file. Also because both files have the same “entity” (module name)


Deleted the schematic entry file (.bdf) from the project.




- Re-compile the design setting the Verilog/VHDL file as top entity.



- By default, Quartus assumes that the filename is the same as the top entity. If not, it needs to be set manually. For this
Project Navigator → Hierarchy → right click on Verilog/VHDL file → Settings



- Create a testbench template: Processing → Start → Start Test Bench Template Writer




- The console window illustrates where the testbench has been generated (project_folder/simulation/questa/)

```


All X  <<Search>> □
Type ID Message
*****
> i Running Quartus II 64-Bit EDA Netlist Writer
> i Command: quartus_eda --read_settings_files=on --write_settings_files=off fulladder -c fulladder --gen_testbench
> i 201002 Generated VHDL Test Bench File D:/experiments/altera/fulladder/simulation/modelsim/fulladder.vht for simulation
> i Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings

```

Note: By default Quartus will generate a Verilog Testbench. If you are using VHDL, you need to specify it in project → Settings → EDA Tool Settings → Simulation → Format for output netlist → VHDL



- Rename the Testbench file just generated and add to the project.
VHDL case: “fulladder.vht” to “fulladder_tb.vhd”
Verilog case: “fulladder.vt” to “fulladder.v”



- Edit the testbench to specify test vectors for the Unit Under Test (UUT) (fulladder).

```

28 LIBRARY ieee;
29 USE ieee.std_logic_1164.all;
30
31 ENTITY fulladder_vhd_tst IS
32 END fulladder_vhd_tst;
33 ARCHITECTURE fulladder_arch OF fulladder_vhd_tst IS
34
35 -- constants
36 SIGNAL A : STD_LOGIC;
37 SIGNAL B : STD_LOGIC;
38 SIGNAL Cin : STD_LOGIC;
39 SIGNAL Cout : STD_LOGIC;
40 SIGNAL S : STD_LOGIC;
41
42 COMPONENT fulladder
43 PORT (
44 A : IN STD_LOGIC;
45 B : IN STD_LOGIC;
46 Cin : IN STD_LOGIC;
47 Cout : OUT STD_LOGIC;
48 S : OUT STD_LOGIC
49 );
50
51 BEGIN
52 i1 : fulladder
53 PORT MAP (
54 -- list connections between master ports and signals
55 A => A,
56 B => B,
57 Cin => Cin,
58 Cout => Cout,
59 S => S
60 );
61
62 init : PROCESS
63 -- variable declarations
64 BEGIN
65 -- code that executes only once
66 WAIT;
67 END PROCESS init;
68 always : PROCESS
69 -- optional sensitivity list
70 -- (
71 -- variable declarations
72 BEGIN
73 -- code executes for every event on sensitivity list
74
75 wait for 1 ns;
76 A <= '0';
77 B <= '0';
78 Cin <= '0';
79
80 wait for 1 ns;
81 A <= '0';
82 B <= '0';
83 Cin <= '1';
84
85 wait for 1 ns;
86 A <= '0';
87 B <= '1';
88 Cin <= '0';
89
90 wait for 1 ns;
91 A <= '0';
92 B <= '1';
93 Cin <= '1';
94
95 wait for 1 ns;
96 A <= '1';
97 B <= '0';
98 Cin <= '0';
99
100 wait for 1 ns;
101 A <= '1';
102 B <= '0';
103 Cin <= '1';
104
105 wait for 1 ns;
106 A <= '1';
107 B <= '1';
108 Cin <= '0';
109
110 wait for 1 ns;
111 A <= '1';
112 B <= '1';
113 Cin <= '1';
114
115 WAIT;
116 END PROCESS always;
117 END fulladder_arch;
118

```

Entity is empty


Signal declarations to drive adders' inputs

Design to be tested declared as a component (UUT)

Instantiate the UUT in architecture and connect signals


Set values for adders inputs A, B, Cin
Wait for X ns to insert delay between signal changes

- Run a simulation: Tools → Run Simulation Tool → RTL Simulation. Make sure you have installed the Questa simulator when you installed Quartus Prime.




Questa simulator should start automatically.


Compile testbench : Compile → Select fulladder_tb.vhd



- This will create an entry in the work library.
- Double-click on work→fulladder_vhd_tst in the Library pane.
- Open the waveform viewer: View → Wave




- Select the signals to be displayed and drag to Waveform.
- Set the simulation step to 1ns
- Start simulation.



7. Design and Verification of 1-bit adder in RTL (Verilog or VHDL)


Re-do the same exercise creating an RTL description (Verilog or VHDL) of the same 1-bit adder

- 1-bit Full-adder in VHDL/Verilog
- File new → VHDL/Verilog



Specify file name “fulladder_rtl.vhdl/fulladder_rtl.v” (NOTE: The name has to be different from the schematic entry design)

- You can use the Verilog /VHDL template generator to insert the main Verilog/VHDL program structure: Library clause, Use clause, Entity and Architecture.



Edit source code to create the full adder in Verilog or VHDL (VHDL shown here)

```
ENTITY fulladder_vhdl IS
    PORT (
        A: in std_logic;
        B: in std_logic;
        Cin: in std_logic;
        Sum: out std_logic;
        Cout: out std_logic);
END fulladder_vhdl;
```

```
ARCHITECTURE behav OF fulladder_vhdl IS
BEGIN
    --fill out the architecture body
    -- Missing part for S, e.g. S <=
    --Missing part of Cout, e.g. Cout <=
```

```
END behav;
```

- Synthesize the design and look at the generated report files.

UT Dallas Honor Code

UT Dallas values academic integrity. Therefore, all students must understand the meaning and consequences of cheating, plagiarism and other academic offences under the Code of Student Conduct and Disciplinary Procedures.

Group assignments must be completed solely by the members of the group. Cross-group work is not allowed. Moreover, similar assignments have been offered before at UT Dallas and other universities. Any use of information from previous assignments is prohibited. The tutorials are to be taken individually. Failure to respect this rule constitutes dishonesty and is a direct violation of the University Honour Code.

[END]