

### P3: NAND2/NOR2 Design Competition

Name: Yuyang Hsieh


UTD ID: 2021775024

Partner: Xiongtao Zhang

Name of the designed Cell: NAND2

Clearly state the results as in the template table

PMOS Width (um)	PMOS Length (um)	NMOS Width (um)	NMOS Length (um)	Layout Width (um)	Layout Height (um)
1.05um	0.06um	1.9um	0.06um	0.919um	4.11um
Propagation Delay (Rising) $t_{pdr}$ (ps)	Propagation Delay (Falling) $t_{pdf}$ (ps)	Worst-Case Propagation Delay (ps)	Energy E(fJ)	EDP ( $E \times t_{\text{worst-case}}$ ) (fJ.ps)	Layout Area, A (um <sup>2</sup> )
142ps	133ps	142ps	3.00 fJ	42600 fJ.ps	3.77 um <sup>2</sup>
AEDP ( $EDP \times A$ ) (fJ.ps.um <sup>2</sup> ) = $(42600 \text{ fJ.ps}) (3.77 \text{ um}^2) = 1.6 \times 10^5 \text{ fJ.ps.um}^2$					






Fig1: Layout




Fig2: Schematic




Fig3: DRC




Fig4: LVS

```

1
2
3 .include "/proj/cad/library/mosis/GF65_LPe/cmos10lpe_CD5_0a_d1064_11_20160415/models/YI-SM00030/Hspice/models/design.inc"
4 .include "NAND.pex.sp"
5
6 .option post runlvl=5
7
8 xi GND! OUT VDD! IN1 IN1 NAND
9 vdd VDD! GND! 1.2v
10 vin1 IN1 GND pwl(0ns 0v 1.15ns 0v 1.2ns 1.2v 2.35ns 1.2v 2.4ns 0v 3.55ns 0v 3.6ns 1.2v 4.75ns 1.2v 4.8ns 1.2v 5.55ns 1.2v 6ns 1.2v 7.15ns 1.2v 7.2ns 0v 8.35ns 0v 8.4ns 0v)
11 vin2 IN2 GND pwl(0ns 0v 1.15ns 0v 1.2ns 1.2v 2.35ns 1.2v 2.4ns 1.2v 3.55ns 1.2v 3.6ns 1.2v 4.75ns 1.2v 4.8ns 0v 5.95ns 0v 6ns 1.2v 7.15ns 1.2v 7.2ns 0v 8.35ns 0v 8.4ns 0v)
12 cout OUT GND! 100f
13
14 .tr 100ps 12ns
15 *.tr 100ps 12ns sweep WP 2u 4u 0.5u
16
17 .measure tran trise trig v(IN1) val=0.6v fall=1 targ v(OUT) val=0.6v rise=1 $propagation delay
18 .measure tran tfall trig v(IN1) val=0.6v rise=1 targ v(OUT) val=0.6v fall=1
19
20 .measure tavg param = '(trise+tfall)/2'
21 .measure tdiff param = 'abs(trise-tfall)'
22 .measure delay param = 'max(trise,tfall)'

```



```

24 .measure tran iavg avg i(vdd) from=0 to=10n
25 .measure energy param = 1.2*iavg*10n
26 .measure edp1 param = 'abs(delay*energy)'
27
28 .measure tran t1 when v(IN1)=1.19 fall=1
29 .measure tran t2 when v(OUT)=1.19 rise=1
30 .measure tran t3 when v(IN1)=0.01 rise=1
31 .measure tran t4 when v(OUT)=0.01 fall=1
32 .measure tran i1 avg i(vdd) from=t1 to=t2
33 .measure tran i2 avg i(vdd) from=t3 to=t4
34 .measure energy1 param='1.2*i1*(t2-t1)'
35 .measure energy2 param='1.2*i2*(t4-t3)'
36 .measure energysum param='energy1 + energy2'
37 .measure edp2 param='abs(tavg*energysum)' *calculation is based on the average delay, rather than the worst-case delay
38
39 .end
40

```

Fig5: HSpice test setup file

NAND.pex.sp -

File Edit View Selection Go Tools Settings Help

New Open... Save Save As... Close Undo Redo

```

1 * File: NAND.pex.sp
2 * Created: Thu Mar 6 23:49:37 2025
3 * Program "Calibre xRC"
4 * Version "v2024.4_12.9"
5 *
6 .include "NAND.pex.sp.pex"
7 .subckt NAND GND! OUT VDD! IN1 IN2
8 *
9 * IN2> IN2
10 * IN1> IN1
11 * VDD!> VDD!
12 * OUT> OUT
13 * GND!> GND!
14 XD0_noxref N_GND!_D0_noxref_pos N_VDD!_D0_noxref_neg DIODENWX AREA=1.85003e-12
15 + PERIM=5.598e-06
16 XMMN1 NET1 N_IN1_MMN1_g N_GND!_MMN1_s N_GND!_D0_noxref_pos NFET L=6e-08
17 + W=1.9e-06 AD=1.9285e-13 AS=3.135e-13 PD=2.103e-06 PS=4.13e-06 NRD=0.0534211
18 + NRS=0.0542105 M=1 NF=1 CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=0 SA=1.65e-07
19 + SB=4.34e-07 SD=0 PANW1=1.2e-16 PANW2=3e-15 PANW3=3e-15 PANW4=3e-15 PANW5=3e-15
20 + PANW6=6e-15 PANW7=1.2e-14 PANW8=1.2e-14 PANW9=2.4e-14 PANW10=3.6e-14
21 XMMN0 N_OUT_MMN0_d N_IN2_MMN0_g NET1 N_GND!_D0_noxref_pos NFET L=6e-08 W=1.9e-06
22 + AD=3.249e-13 AS=1.9285e-13 PD=4.142e-06 PS=2.103e-06 NRD=0.0531579
23 + NRS=0.0534211 M=1 NF=1 CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=0 SA=4.28e-07
24 + SB=1.71e-07 SD=0 PANW1=1.2e-16 PANW2=3e-15 PANW3=3e-15 PANW4=3e-15 PANW5=3e-15
25 + PANW6=6e-15 PANW7=1.2e-14 PANW8=1.2e-14 PANW9=2.4e-14 PANW10=3.6e-14
26 XMMPO N_OUT_MMP0_d N_IN1_MMP0_g N_VDD!_MMP0_s N_VDD!_D0_noxref_neg PFET L=6e-08
27 + W=1.05e-06 AD=1.06575e-13 AS=1.68e-13 PD=1.253e-06 PS=2.42e-06 NRD=0.0961905
28 + NRS=0.0952381 M=1 NF=1 CNR_SWITCH=1 PCCRIT=0 PAR=1 PTWELL=1 SA=1.6e-07
29 + SB=4.24e-07 SD=0 PANW1=8.22e-15 PANW2=3e-15 PANW3=3.24e-14 PANW4=3.66e-14
30 + PANW5=3e-15 PANW6=1.104e-14 PANW7=8.7e-14 PANW8=2.4e-14 PANW9=3.678e-14
31 + PANW10=9.96e-15
32 XMMP1 N_OUT_MMP0_d N_IN2_MMP1_g N_VDD!_MMP1_s N_VDD!_D0_noxref_neg PFET L=6e-08
33 + W=1.05e-06 AD=1.06575e-13 AS=1.6905e-13 PD=1.253e-06 PS=2.422e-06
34 + NRD=0.0971429 NRS=0.0961905 M=1 NF=1 CNR_SWITCH=1 PCCRIT=0 PAR=1 PTWELL=1
35 + SA=4.23e-07 SB=1.61e-07 SD=0 PANW1=8.22e-15 PANW2=3e-15 PANW3=2.925e-14
36 + PANW4=3.975e-14 PANW5=3e-15 PANW6=1.104e-14 PANW7=8.7e-14 PANW8=2.4e-14
37 + PANW9=3.678e-14 PANW10=9.96e-15
38 *
39 .include "NAND.pex.sp.NAND.pxi"

```

Fig6: Netlist file

Detailed explanation on how you achieved the minimum AEDP:

During the optimization process, I initially used a 2:1 pMOS:nMOS width ratio for a NAND2 gate. With this configuration, I observed a rise time ( $t_{\text{rise}}$ ) of 79 ps and a fall time ( $t_{\text{fall}}$ ) of 241 ps, resulting in a large  $t_{\text{diff}}$  (rise-fall delay difference). Since the delay difference was too high, I needed to optimize the transistor sizing.

#### Optimization Process:

1. Changing the pMOS:nMOS Ratio to 1.5:1:
  - This adjustment led to  $t_{\text{rise}} = 101$  ps and  $t_{\text{fall}} = 239$  ps.
  - The results indicated that reducing the pMOS width alone increases overall delay, rather than effectively balancing rise and fall times.
2. Increasing the nMOS Ratio (1:1.5 pMOS:nMOS):
  - This configuration resulted in  $t_{\text{rise}} = 144$  ps and  $t_{\text{fall}} = 163$  ps.
  - Although the delay difference decreased, it was still greater than 10 ps, which was my target.
3. Final Optimal Ratio (1.05:1.9 pMOS:nMOS):
  - After further tuning, I determined that a 1.05:1.9 pMOS:nMOS ratio provided the best trade-off between rise and fall times.
  - Interestingly, this ratio is the opposite of the typical inverter sizing ratio.
  - While this configuration minimized the delay difference, it also increased the layout area and slightly increased energy consumption.

#### Final Result:

With the 1.05:1.9 pMOS:nMOS ratio, I achieved an AEDP of  $1.6 \times 10^5$  fJ·ps· $\mu\text{m}^2$ . This indicates that the optimized transistor sizing significantly improved timing balance while still maintaining a reasonable energy-area tradeoff.







Fig6: Waveforms from WaveView

```
errchk      0.04
setup       0.00
output      0.00
```

```
peak memory used      381.50 megabytes
total cpu time         1.71 seconds
total elapsed time     7.17 seconds
job started at        14:35:35 03/04/2025
job ended   at        14:35:43 03/04/2025
```

```
info:          ***** hspice job concluded
lic: Release hspice token(s)
lic: total license checkout elapse time:      0.02(s)
```

```
End of pVA simulation reached at time 0 on Tue Mar  4 14:35:43 2025      GTM/In-use: 61.0000/49.6117 MB
```

pVA malloc	4.840 Mbytes	100792 times
pVA calloc	79.544 Mbytes	547191 times
pVA realloc	3.622 Mbytes	1826 times
pVA valloc	0.000 Mbytes	0 times
pVA alloca	0.000 Mbytes	0 times
pVA TOT-MEM	88.006 Mbytes	649809 times
pVA free		132695 times
pVA strdup	0.000 Mbytes	0 times

```
pVA concluded on Tue Mar  4 14:35:43 2025      GTM/In-use: 61.0000/49.6117 MB
```

```

***** transient analysis tnom= 25.000 temp= 25.000 *****
trise= 141.9889p targ= 2.5170n trig= 2.3750n
tfall= 133.9920p targ= 1.3090n trig= 1.1750n
tavg= 137.9905p
tdiff= 7.9969p
delay= 141.9889p
iavg= -25.2261u from= 0. to= 10.0000n
energy=-302.7127f
edp1= 4.2982e-23
t1= 2.3504n
t2= 2.8651n
t3= 1.1504n
t4= 1.5968n
i1=-243.9817u from= 2.3504n to= 2.8651n
i2= 1.1509u from= 1.1504n to= 1.5968n
energy1=-150.6854f
energy2= 616.4541a
energysum=-150.0690f
edp2= 2.0708e-23

***** job concluded
*****

```

Fig7: Screenshot of HSPICE output terminal showing the simulation results

inlvls2.mt0 — KWrite <2>

File Edit View Selection Go Tools Settings Help

New Open... Save Save As... Close Undo Redo

```

1 $DATA1 SOURCE='HSPICE' VERSION='0-2018.09-2 linux64' PARAM_COUNT=0
2 .TITLE ''
3 trise tfall tavg tdiff
4 delay iavg energy edp1
5 t1 t2 t3 t4
6 i1 i2 energy1 energy2
7 energysum edp2 temper alter#
8 1.420e-10 1.340e-10 1.380e-10 7.997e-12
9 1.420e-10 -2.523e-05 -3.027e-13 4.298e-23
10 2.350e-09 2.865e-09 1.150e-09 1.597e-09
11 -2.440e-04 1.151e-06 -1.507e-13 6.165e-16
12 -1.501e-13 2.071e-23 25.0000 1
13

```

Fig8: .mt0 file