


1. In an NMOS transistor, Vtn = 0.4 V. Sketch the regions of operation when one of the voltages is held constant. What do you notice?







## MMOS

eutoff regions: VGS < Vtn OFF

Linear regions: VGs = Vin and VDs < VGs - Vin

Saturation regions: VGs Z Vtn and Vps ≥ VGs-Vtn

ON

ON = Vs

Not valid when Vo > Vs

V0=1.2V

Vs has to be < 1,2V

Vos can be any

04.

Cutoff: VG < V. +0.4V

Saturation: Vs + 0.4V = Vg < 1.6V


Linear: VG > 1.6V

Vs: 0~1.19


Va, 1-2

Va: any


0100



Ь.



C,




2. N-type Si has better carrier transport properties than P-type Si, so why don't we use NMOS for all of our logic?


Bose on what I had read in chI and chZ, NMOS has better transport properties due to higher mobility of electrons compare to holes, which are primary charge carriers in pMos.

PMOS was suffering from poor performance, yield, and reliability.


However, nMos was also suffering from power consumption since NMOS draws static power. This is cause by the logic of NMOS transistor pull if down effectively when low (0), but if the output is high(1), pMOS will be needed to connect the output to the power supply. Hence, CMOS (NMOS + PMOS) is the prefered choice for modern logic circuit. It offers low power consumption, high speed and high performance, and noise robustness.

3. In the following diagram, describe the function of the shown gate (A and B are the inputs)? Why do we need both NMOS and PMOS?







The nullos transistors is connecting at the bottom to ground The pulos transistors is connecting at the top to power supply (VPD)



Chos provide lower power consumption, high speed, and high performance
This is why we need both NMOS and PMOS for CMOS

4. In which operating regions are the following transistors ( $v_{tn} = -v_{tp} = 0.4$  V), and identify the terminals (assume there is no leakage and no body effect)?







Terminals: S=1.2V, G=0V, D=1.1V

## PMOS

cutoff regions: Vsg < | Vtp |

Linear regions: VSG= | V+P | and VSD < VSG- | V+P |

Saturation regions: VsG Z |Vtp | and VsD ≥ VsG- |Vtp |

1,2V > 0,4V X cutoff

0.14 < 1.24-0.4 = 0.81

Option A is PMOS and is in linear regions

Ь.

Terminals: S=1.2V, G=0V, D=1.1V

## Mos

cutoff regions: Vas < Vtn

Linear regions: VGs = Vtn and VDs < VGS-Vtn

Saturation regions: VGs Z Vtn and Vps ≥ VGs-Vtn

 $V_{GS} = V_{G} - V_{S} = 0 - 1.2V = -1.2V < 0.4V$ 

option B is NMOS and it is in cutoff regions

C,



Terminals: S= OV, G= 5.2V, D= 1.2V

PMOS

$$V_{SG_1} = V_S - V_{G_1} = 0V - 1.2V = -1.2V$$
  
-1.2V < [-0.4]

option C is PMos and is in cutoff regions

D.

Terminals: S= OV, G= 5.2V, D= 1.2V

NMOS

$$V_{GS} = V_{G} - V_{S} = 1.2V - 0Y = 1.2V$$

$$V_{GS} < V_{fn} \qquad |.2V > 0.4V \left( X \text{ cutoff} \right)$$

$$V_{DS} = V_{D} - V_{S} = \frac{1.2V - 0V}{1.2V}$$

$$V_{DS} = 1.2V > V_{GS} - V_{tn} = 1.2V - 0.4V = 0.8V$$


option D is NMOs and it is in saturation regions

5. Calculate Vo in the following circuit when: (assume  $V_{tp} = 0.4 \text{ V}$  and R is large)

a. 
$$Va = 0 V$$
.  $Vb = 1.2 V$ .  $Vc = 1.2 V$ 

b. 
$$Va = 1.2 \text{ V}$$
.  $Vb = 0 \text{ V}$ .  $Vc = 0 \text{ V}$ 

c. 
$$Va = 0 V$$
.  $Vb = 0 V$ .  $Vc = 1.2 V$ 



Va T Vc

Terminals: S=OV, G=1.2V, D=1.2V

Ris large so current flow is minima) V+p=-0.4V

PMOS

$$V_{SG} = V_{S} - V_{G} = 0V - 1.2V = -1.2V$$

When PMOS is OFF,  $V_0 = V_0 = V_0$  $V_0 = 1.2 \text{ V}$ 


1,2V > 0.4 V (ON)


## C.


04 < 0.4 V (OFF)


6. Pick the transfer characteristics which describe a stable inverter. Why is it so important that an inverter chain be stable?

a.











option A seems highly nonlinear and unstable option c seems stable but not ideal for an inverter

option B is a stable inverter. As we can sell that at a low input votage and high input votage we have a low input votage and these correspond to different combination of states of those pull-up and pull down transistors. For example, with low input voltages the p-type transistor is saturated and n-type is linear.

Who is it important that an inverter chain be stable? Stability ensures reliable, efficient, and predictable performance in digital circuits

7. In the selected stable graph from Q6 if at Vi an input of '1' is represented by a voltage in [0.8 V, 1.2 V] and an input '0' is represented by a voltage in [0 V, 0.5 V], then in the inverter chain below, what are the possible output ranges at  $V_1$ ? What are the possible output ranges at  $V_2$ ? What are the possible output ranges at  $V_3$ .





- In put =  $V_{\lambda}$ , output =  $V_{1}$ If  $V_{\lambda} = \begin{bmatrix} 0.8, 1.2 \end{bmatrix}$ ,  $V_{2}$  will output  $\begin{bmatrix} 0.8, 0.5v \end{bmatrix}$ If  $V_{\lambda} = \begin{bmatrix} 0.8, 0.5v \end{bmatrix}$   $V_{2}$  will output  $\begin{bmatrix} 0.8v, 0.5v \end{bmatrix}$ 
  - Input =  $V_1$ , output =  $V_2$ If  $V_1 = [0.8V, 1.2V]$   $V_2 = V_3 = [0.8V, 0.5V]$ If  $V_1 = [0.8V, 0.5V]$   $V_2 = [0.8V, 0.5V]$
  - Input =  $V_2$ , output =  $V_3$ If  $V_2 = [0.8V, 1.2V]$   $V_3$  will output [0.8V, 0.5V]If  $V_2 = [0.8V, 0.5V]$   $V_3$  will output [0.8V, 1.2V]