1)a)
$$P(C_1) = P(a) \cdot P(b) = 0.5 \times 0.25 = 0.125$$
.

$$P(c_2) = 1 - (\overline{P(c)} \cdot \overline{P(a)}) = 1 - ((1 - 0.75)(1 - 0.5)) = 0.875.$$

$$\alpha(c_2) = P(c_2) \cdot P(c_2) = 0.109375$$

$$\alpha(C_3) = \beta(C_3) \cdot \widehat{\beta(C_3)} = 0.0974$$

C.)
$$| f_{\text{switching}}(C_1) = \alpha (C_1) \cdot C_1 \cdot V_{00}^2 \cdot f$$

= $0 \cdot |09375 \times 2 \times 10^{-6} \times |1 \cdot 2^2 \times 2 \cdot 5 \times 10^9 = 787.5 \text{ W}$

19) You can either use Power gating or clock gating to disconnect the Voltage or clock source from the circuit when it is dormant or operate at a lower voltage (e. 9 50% of Vag) or reduce the transistor width.

Assuming the circuit is idle 50% of the time, savings = (75%) (50%) = 37.5%

C) Power gating circuit is needed leading to added area and delay. Also, for the Operation at 50% of Vad requires Voltage domain crossing circuitry. Finally, by reducing the transistor width, you have less drive for the transistor leading to longer latercy.

3 Stoges

$$\int \frac{1}{100} \int \frac{$$

4 stages
$$0 = 4 \times 4 100 + 4 = 16.65$$

$$E \times C_{tot} = 2(1+3.16+10+31.62)+100 = 191.56$$

$$= 191.56$$

$$= 191.56$$

Minimum EDP Occurs for 3 stages

	•	Ldoubles	w doubles	d doubles	h doubles	Edoubles	Pdoubles
*	R	doubles	hawes	_	halves	, mar	donnes
	L	doubles	non-linear	_	non-linear	AUGUSTA	N
	C	doubles		halves	doubles	doubles	

5) |
$$5 \text{ tage}$$

$$|C| = |C| = |C|$$

2 Stages

$$D = (|C \times |R) + (|OC \times 3R) + (|OC \times \frac{R}{10}) + (|OOC \times \frac{21}{10}R) = RC + 30RC + RC + 21.0 RC$$

$$= 242RC = 242T$$

3 stoges

Minimum = 2 Stoges.