

## P2: INVERTER LAYOUT AND SIMULATION COMPETITION

Name: Yuyang Hsieh


UTD ID: 2021775024

Clearly state the results as in the template table

PMOS Width (nm)	PMOS Length (nm)	NMOS Width (nm)	NMOS Length (nm)	Layout Width (nm)	Layout Height (nm)
60nm	1944nm	60nm	1000nm	770nm	4450nm
Propagation Delay (Rising) $t_{pdr}$ (ps)	Propagation Delay (Falling) $t_{pdf}$ (ps)	Average delay $t_{avg}$ (ps) ( $t_{pdr} + t_{pdf}$ )/2	Output Rise Time $t_r$ (ps)	Output Fall Time $t_f$ (ps)	Transitional Energy E(fJ)
118 ps	108 ps	113 ps	222 ps	191 ps	113 fJ
EDP ( $E^* t_{avg}$ ) (fJ ps)	Layout Area, $A$ (nm <sup>2</sup> )	AEDP ( $EDP^* A$ ) (fJ ps nm <sup>2</sup> )			
12769 ps	3342190	$4.26 \times 10^{10}$			



$$770(2804) + 720(1.64)$$






Fig1: Layout




Fig2: Schematic




Fig3: DRC




Fig4: LVS

```

1
2
3
4 .include "/proj/cad/library/mosis/GF65_LPe/cmos10lpe_CDS_oa_d1064_11_20160415/models/YI-SM00030/Hspice/models/design.inc"
5
6 .include "inv.pex.sp"
7
8 .option post runlvl=5
9
10 xi GND! OUT VDD! IN inv
11 vdd VDD! 1.2v
12 vin IN GND! pw1(0ns 1.2v 1ns 1.2v 1.05ns 0v 6ns 0v 6.05ns 1.2v 12ns 1.2v)
13 cout OUT GND! 75f
14
15 .tr 100ps 12ns
16
17 .measure tran trise trig v(IN) val=0.6v fall=1 targ v(OUT) val=0.6v rise=1 $measure t1h at 0.6v
18 .measure tran tfall trig v(IN) val=0.6v rise=1 targ v(OUT) val=0.6v fall=1 $measure t1l at 0.6v
19
20 .measure tavg param = '(trise+tfall)/2'
21 .measure tdiff param='abs(trise-tfall)'
22 .measure delay param='max(trise,tfall)' $
23
24 .measure tran iavg avg i(vdd) from=0 to=10n
25 .measure energy param='1.2*iavg*10n'
26 .measure edp1 param='abs(delay*energy)'
27
28 .end
29

```

Fig5: HSpice test setup file

```

1 * File: inv2.pex.sp
2 * Created: Wed Feb 26 01:22:11 2025
3 * Program "Calibre xRC"
4 * Version "v2024.4_12.9"
5 *
6 .include "inv2.pex.sp.pex"
7 .subckt inv2 GND! OUT VDD! IN
8 *
9 * IN> IN
10 * VDD!> VDD!
11 * OUT> OUT
12 * GND!> GND!
13 XD0_noxref N_GND!_D0_noxref_pos N_VDD!_D0_noxref_neg DIODENWX AREA=2.3042e-12
14 + PERIM=7.26e-06
15 XMMN0 N_OUT_MMNO_d N_IN_MMNO_g N_GND!_MMNO_s N_GND!_D0_noxref_pos NFET L=6e-08
16 + W=1e-06 AD=2e-13 AS=2e-13 PD=2.4e-06 PS=2.4e-06 NRD=0.135 NRS=0.135 M=1 NF=1
17 + CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=0 SA=2e-07 SB=2e-07 SD=0 PANW1=3e-15
18 + PANW2=3e-15 PANW3=3e-15 PANW4=3e-15 PANW5=3e-15 PANW6=6e-15 PANW7=1.2e-14
19 + PANW8=1.2e-14 PANW9=1.5e-14 PANW10=0
20 XMMPO N_OUT_MMPO_d N_IN_MMPO_g N_VDD!_MMPO_s N_VDD!_D0_noxref_neg PFET L=6e-08
21 + W=1.944e-06 AD=3.888e-13 AS=3.888e-13 PD=4.288e-06 PS=4.288e-06 NRD=0.0694444
22 + NRS=0.0694444 M=1 NF=1 CNR_SWITCH=0 PCCRIT=0 PAR=1 PTWELL=1 SA=2e-07 SB=2e-07
23 + SD=0 PANW1=2.4e-15 PANW2=3e-15 PANW3=8.076e-14 PANW4=1.5852e-13 PANW5=3e-15
24 + PANW6=6e-15 PANW7=2.364e-14 PANW8=2.4e-14 PANW9=4.8e-14 PANW10=7.2e-14
25 *
26 .include "inv2.pex.sp.INV2.pxi"
27 *
28 .ends
29 *

```

Fig6: Netlist file

Detailed explanation on how you achieved the minimum AEDP:

The formula for AEDP is given by:

$$\text{AEDP} = E \times t_{\text{avg}} \times \text{layout area (nm}^2\text{)}$$

During the optimization process, I noticed that reducing the layout area did not significantly affect the energy consumption. The energy only decreased from 113  $\mu\text{J}$  to 110  $\mu\text{J}$ . However, I also observed trade-offs. For example, when I changed the PMOS:NMOS ratio from 2:1 to 1:0.5, the delay increased from 113 ps to 215 ps.

I tested the AEDP for both the 2:1 and 1:0.5 ratios, and the 2:1 configuration still resulted in a smaller AEDP. Specifically, the AEDP was  $5.37 \times 10^{10}$  compared to  $4.09 \times 10^{10}$  for the 1:0.5 ratio.

Additionally, I tried the 1.414:1 ratio, which I read in a textbook as the optimal ratio for minimizing  $t_{\text{avg}}$  delay. However, the time difference between  $t_{\text{pdr}}$  and  $t_{\text{pdf}}$  was 40 ps. Therefore, I chose the 1.944:1 ratio to achieve a lower delay, despite a slightly larger area, with a  $t_{\text{diff}}$  of only 9.36 ps.

For width of layout, smallest I can get to is  $0.77 \mu\text{m}$   $0.45 + 0.16 \times 2 = 0.77$  for Pmos since RX's area has to be at least  $0.45 \times 0.12 \geq 0.054 \mu\text{m}^2$  and  $0.72 \mu\text{m}$  for Nmos

For Height of layout, RX to JZ drawing has to be  $\geq 0.16 \mu\text{m}$  so I just make it as small as possible and getting  $4.45 \mu\text{m}$  total in height.

Hence, a 2:1 ratio can minimize delay, but it increases the layout area and may slightly increase energy consumption. There are certainly better ways to reduce AEDP to  $2 \times 10^{10}$ , but I am unsure how to achieve that, so I have decided to stick with my current approach.






Fig6: Waveforms from WaveView

```

Invlvs2.out — KWrite
File Edit View Selection Go Tools Settings Help
New Open... Save Save As... Close Undo Redo
1 Using: /proj/cad/synopsys/synopsys_2018/hspice_v0-2018.09-2/hspice/linux64/hspice invlvs2.sp
2 ***** HSPICE -- 0-2018.09-2 linux64 (Oct 18 2018) *****
3 Copyright (c) 1986 - 2025 by Synopsys, Inc. All Rights Reserved.
4 This software and the associated documentation are proprietary
5 to Synopsys, Inc. This software may only be used in accordance
6 with the terms and conditions of a written license agreement with
7 Synopsys, Inc. All other use, reproduction, or distribution of
8 this software is strictly prohibited.
9 Input File: invlvs2.sp
10 Command line options: /proj/cad/synopsys/synopsys_2018/hspice_v0-2018.09-2/hspice/linux64/hspice invlvs2.sp
11 lic:
12 lic: FLEXlm: SDK_11.6.9.6
13 lic: USER: yxh230019 HOSTNAME: engnx04a.utdallas.edu
14 lic: HOSTID: "b02628e85784" PID: 2653364
15 lic: Using FLEXlm license file:
16 lic: 1700@engdmv.utdallas.edu
17 lic: Checkout 1 hspice
18 lic: License/Maintenance for hspice will expire on 30-jun-2025/2023.12
19 lic: 1(in_use)/50(total) FLOATING license(s) on SERVER 1700@engdmv.utdallas.edu
20 lic:
21
22 *pvaI* current limit stacksize=8388608, set new limit stacksize=62914560
23
24 -----
25 | Synopsys Unified Verilog-A (pVA)
26 |
27 | Machine Name: engnx04a.utdallas.edu
28 | Copyright (c) 2015 Synopsys Inc., All Rights Reserved.
29 |
30 |-----
31

```



```

***** transient analysis tnom= 25.000 temp= 25.000 *****
trise= 117.9760p targ= 1.1430n trig= 1.0250n
tfall= 108.5795p targ= 6.1336n trig= 6.0250n
tavg= 113.2778p
tdiff= 9.3964p
delay= 117.9760p
iavg= -9.4438u from= 0. to= 10.0000n
energy=-113.3251f
edp1= 1.3370e-23

***** job concluded
*****

```

```

***** Circuit Statistics *****
# nodes      = 45 # elements = 124
# resistors  = 38 # capacitors = 81 # inductors = 0
# mutual_inds = 0 # vccs = 0 # vcvs = 0
# cccs = 0 # ccvs = 0 # volt_srcs = 2
# curr_srcs = 0 # diodes = 1 # bjts = 0
# jfets = 0 # mosfets = 2 # U elements = 0
# T elements = 0 # W elements = 0 # B elements = 0
# S elements = 0 # P elements = 0 # va device = 0
# vector_srcs = 0 # N elements = 0

***** Runtime Statistics (seconds) *****

analysis      time    # points  tot. iter  conv.iter
op point      0.02      1        8
transient     0.00     121      267      120 rev= 22
readin        1.67
errchk        0.04
setup         0.00
output        0.00

peak memory used      381.38 megabytes
total cpu time        1.72 seconds
total elapsed time    7.29 seconds
job started at        01:22:20 02/26/2025
job ended at          01:22:28 02/26/2025

>info:          ***** hspice job concluded
lic: Release hspice token(s)
lic: total license checkout elapse time: 0.02(s)

End of pVA simulation reached at time 0 on Wed Feb 26 01:22:28 2025    GTM/In-use: 61.0000/49.6117 MB

pVA malloc      4.840 Mbytes      100792 times
pVA calloc      79.544 Mbytes     547191 times
pVA realloc     3.622 Mbytes      1826 times
pVA valloc      0.000 Mbytes      0 times
pVA alloca      0.000 Mbytes      0 times

pVA TOT-MEM     88.006 Mbytes     649809 times
pVA free        132695 times
pVA strdup      0.000 Mbytes      0 times

pVA concluded on Wed Feb 26 01:22:28 2025    GTM/In-use: 61.0000/49.6117 MB

```

Fig7: Screenshot of HSPICE output terminal showing the simulation results

```
1 $DATA1 SOURCE='HSPICE' VERSION='0-2018.09-2 linux64' PARAM_COUNT=0
2 .TITLE ''
3 trise tfall tavg tdiff
4 delay iavg energy edp1
5 temper alter#
6 1.180e-10 1.086e-10 1.133e-10 9.396e-12
7 1.180e-10 -9.444e-06 -1.133e-13 1.337e-23
8 25.0000 1
9
```

Fig8: .mt0 file