Hw6 vlsi

Thursday, February 27, 2025 11:32 AM

1. Shown below is a combinational path in between two flip-flops.

a) Find the maximum clock frequency this system can operate without violating setup and



Combinational Data Path t_{pd} =300ps, t_{cd} =50ps

A young engineer decides to split the combinational block into two stages in order to decrease the propagation delay per stage and increase the clock frequency (shown below). He chooses a clock frequency of 4.8 GHz to support the propagation delay of the

clock to a delay tpcq = 20PS set up time t setup = 30 ps

Hold time thold = 45PS

Progragation delay of combinational path tpd = 300ps Contamination delay of combinational path tcd = 50 PS

TCIK 2 troop + trad + tsetup

Tak ≥ 20 ps + 300 ps + 30 ps = 350 ps

tree + tcd > thold 20 ps+ 50 ps ≥ 45 ps

b) Find any setup and hold-time violations in this new, pipelined design

Setup Constraint

Talk 2 tpag + tpd + tsetup

tpog=zops First 6 pd = 100 ps Stage

+ setup = 30 Ps

Tolk 2 20+100+ 30 = 150 PS

Second Stage

tpcq = 20ps

tpd = 2/0 ps

tsetup = 30ps

TC/K = 20+210+30 = 260 ps

The minimum clock period must be at least zbops

fmox = 1 = 3.85GHZ

Hold Time Constaint

tpcq +tcd 2 thord

First Stage

t pag = 20 ps

tod = 20 ps

thold = 45PS

20+20=40PS < 45 PS

This violates the hold time constraint

Second Stage

tpcq=20ps

t cd = 50 PS

thold = 45PS

20+50 = 70 ps 7 45 ps

This satisfy the hold time constraint

c) Explain how these timing violations can be resolved?

d) Compare the throughput and latency of the two data-paths

e) Find the maximum clock frequency for both circuits given the clock tree has a maximum skew of 30 ps. Ignore possible hold-time violations

c) Increase the contamination delay ted

by adding buffer to ensure

tpcetted 2 thou

Reduce thold by improving flip flop design

Introduce clock skow


(intentional Slow down the clock at the second frip flop)


2. Answer the following questions:

a) Draw the gate-level schematic of an inverting active-high synchronous transparent latch.

b) Draw the layout for your schematic above.

c) Given input waveforms X and CLK, draw the waveform for Y.





latency

97

Original Design

30005

Pipelined Design 100+210= 310 PS

Throughput


2.86 GHZ

3,85 GHZ

pipelined lesign allows for Throughput improvement higher frequency, increasing throughput

Lateray increases

Pipelined design sacrifices the cost of delay increase by 10 ps but improve throughput



ts rew = 30 ps

First Stage

Second

$$f_{\text{max}} = \frac{1}{230 \times 10^{-12}} = 4.35 \text{ G/HZ}$$