
P2: INVERTER LAYOUT AND SIMULATION COMPETITION


Name: Yuyang Hsieh UTD ID: 2021775024

Clearly state the results as in the template table

PMOS Width (nm)	PMOS Length (nm)	NMOS Width (nm)	NMOS Length (nm)	Layout Width (nm)	Layout Height (nm)
bonm	1944nm	bonm	1000nm	770nm	4450nm
Propagation Delay (Rising) tpdr(ps)	Propagation Delay (Falling) tpdf (ps)	Average delay t_{avg} (ps) $(t_{pdr}+t_{pdf})/2$	Output Rise Time t _r (ps)	Output Fall Time tf(ps)	Transitional Energy E(fj)
118 PS	108 PS	113 PS	22225	19/195	113 to
EDP (E* t _{avg}) (fJ ps)	Layout Area, A (nm²)	AEDP (EDP*A) (fJ ps nm²)			
127698	3342190	4. Zb X1000			_

J 770(2804) + 720(1.64)








Fig1: Layout




Fig2: Schematic




Fig3: DRC




Fig4: LVS

```
invlvs.sp - KWrite <2>
File Edit View Selection Go Tools Settings
New 🔁 Open...
                          🖺 Save 🖺 Save As...
                                                      Close
                                                                              @ Redo
      .include "/proj/cad/library/mosis/GF65_LPe/cmos10lpe_CDS_oa_d1064_11_20160415/models/YI-SM00030/Hspice/models/design.inc"
     .include "inv.pex.sp'
     .option post runlvl=5
     xi GND! OUT VDD! IN inv
     vdd VDD! GND! 1.2v
     vin IN GND! pwl(Ons 1.2v 1ns 1.2v 1.05ns Ov 6ns Ov 6.05ns 1.2v 12ns 1.2v)
     cout OUT GND! 75f
     .measure tran trise trig v(IN) val=0.6v fall=1 targ v(OUT) val=0.6v rise=1 $measure tlh at 0.6v
     .measure tran tfall trig v(IN) val=0.6v rise=1 targ v(OUT) val=0.6v fall=1 $measure tpl at 0.6v
     .measure tavg param = '(trise+tfall)/2'
.measure tdiff param='abs(trise-tfall)'
.measure delay param='max(trise,tfall)' $
     .measure tran iavg avg i(vdd) from=0 to=10n
.measure energy param='1.2*iavg*10n'
.measure edp1 param='abs(delay*energy)'
```

Fig5: HSpice test setup file




Fig6: Netlist file

Detailed explanation on how you achieved the minimum AEDP:

The formula for AEDP is given by:

AEDP=E×tavg×layout area (nm2)

During the optimization process, I noticed that reducing the layout area did not significantly affect the energy consumption. The energy only decreased from 113 jF to 110 jF. However, I also observed trade-offs. For example, when I changed the PMOS:NMOS ratio from 2:1 to 1:0.5, the delay increased from 113 ps to 215 ps.

I tested the AEDP for both the 2:1 and 1:0.5 ratios, and the 2:1 configuration still resulted in a smaller AEDP. Specifically, the AEDP was 5.37×10^10 compared to 4.09×10^10 for the 1:0.5 ratio.

Additionally, I tried the 1.414:1 ratio, which I read in a textbook as the optimal ratio for minimizing tavg delay. However, the time difference between tpdr and tpdf was 40 ps. Therefore, I chose the 1.944:1 ratio to achieve a lower delay, despite a slightly larger area, with a tdiff of only 9.36 ps.

For widthof layout, smallest I can get to is 0.77um 0.45 +0.16 *2 = 0.77 for Pmos since RX's area has to be at least 0.45 *0.12 >= 0.054 um^2 and 0.72um for Nmos For Height of layout, RX to JZ drawing has to be >= 0.16um so I just make it as small as possible and getting 4.45um total in height.

Hence, a 2:1 ratio can minimize delay, but it increases the layout area and may slightly increase energy consumption. There are certainly better ways to reduce AEDP to 2×10^10, but I am unsure how to achieve that, so I have decided to stick with my current approach.





Fig6: Waveforms from WaveView



```
***** transient analysis tnom= 25.000 temp= 25.000 ******
trise= 117.9760p targ=
                        1.1430n
                                 trig=
                                        1.0250n
tfall= 108.5795p targ=
                        6.1336n
                                        6.0250n
                                 trig=
tavg= 113.2778p
tdiff= 9.3964p
delay= 117.9760p
iavg= -9.4438u from=
                       0.
                          to= 10.0000n
energy=-113.3251f
edp1= 1.3370e-23
        ***** job concluded
*****
```

```
**** Circuit Statistics
  # nodes = 45 # elements =
# resistors = 38 # capaciters
                                                   124
                                                   81 # inductors =
                          38 # capacitors =
                       0 # vccs = 0 # ccvs = 0 # diodes = 0 # mosfets =
  # mutual_inds =
  # cccs
                                                    0 # volt_srcs =
                                                    1 # bjts =
2 # U elements =
0 # B elements
  # curr_srcs =
                                                    1 # bjts
  # jfets =
# T elements =
# S elements =
                          0 # W elements =
0 # P elements =
                                                  0 # B elements =
0 # va device =
0
                                                                                 0
                                                                                 0
  # vector_srcs =
                        0 # N elements =
  ***** Runtime Statistics (seconds) ******
  analysis
                               # points tot. iter conv.iter
                       0.02
  op point
                       0.00
                                                                120 rev=
  transient
                        1.67
  readin
  errchk
                       0.04
                        0.00
  setup
  output
                       0.00
            peak memory used 381.38 megabyte total cpu time 1.72 seconds total elapsed time 7.29 seconds
                                       381.38 megabytes
            job started at 01:22:20 02/26/2025
job ended at 01:22:28 02/26/2025
               **** hspice job concluded
>info:
 lic: Release hspice token(s)
lic: total license checkout elapse time:
                                                       0.02(s)
End of pVA simulation reached at time 0 on Wed Feb 26 01:22:28 2025 GTM/In-use: 61.0000/49.6117 MB
                           pVA malloc
                                                 4.840 Mbytes
                                                                       100792 times
                                              79.544 Mbytes
                           pVA calloc
                                                                        547191 times
                                              3.622 Mbytes
0.000 Mbytes
                                                                        1826 times
                           pVA realloc
                                                                          0 times
                           pVA valloc
                                                0.000 Mbytes
                           pVA alloca
                                                                             0 times
                           pVA TOT-MEM
                                              88.006 Mbytes
                                                                        649809 times
                           pVA free
                                                                        132695 times
                           pVA strdup
                                                0.000 Mbytes
                                                                             0 times
pVA concluded on Wed Feb 26 01:22:28 2025 GTM/In-use: 61.0000/49.6117 MB
```

Fig7: Screenshot of HSPICE output terminal showing the simulation results




Fig8: .mt0 file