



VLSI Spr. 2025, CH2 HW

1. In an NMOS transistor, $V_{tn} = 0.4 \text{ V}$. Sketch the regions of operation when one of the voltages is held constant. What do you notice?







2. N-type Si has better carrier transport properties than P-type Si, so why don't we use NMOS for all of our logic?

3. In the following diagram, describe the function of the shown gate (A and B are the inputs)? Why do we need both NMOS and PMOS?



4. In which operating regions are the following transistors ($v_{tn} = -v_{tp} = 0.4 \text{ V}$), and identify the terminals (assume there is no leakage and no body effect)?




5. Calculate V_o in the following circuit when: (assume $V_{tp} = 0.4 \text{ V}$ and R is large)




a. $V_a = 0 \text{ V}$. $V_b = 1.2 \text{ V}$. $V_c = 1.2 \text{ V}$

b. $V_a = 1.2 \text{ V}$. $V_b = 0 \text{ V}$. $V_c = 0 \text{ V}$

c. $V_a = 0 \text{ V}$. $V_b = 0 \text{ V}$. $V_c = 1.2 \text{ V}$



6. Pick the transfer characteristics which describe a stable inverter. Why is it so important that an inverter chain be stable?



7. In the selected stable graph from Q6 if at V_i an input of '1' is represented by a voltage in $[0.8 \text{ V}, 1.2 \text{ V}]$ and an input '0' is represented by a voltage in $[0 \text{ V}, 0.5 \text{ V}]$, then in the inverter chain below, what are the possible output ranges at V_1 ? What are the possible output ranges at V_2 ? What are the possible output ranges at V_3 .

