
- 1. Shown below is a combinational path in between two flip-flops.
- a) Find the maximum clock frequency this system can operate without violating setup and hold-time constraints.

$$t_{pcq}$$
=20ps
 t_{setup} =30ps
 t_{hold} =45ps

Combinational Data Path t_{pd} =300ps, t_{cd} =50ps

A young engineer decides to split the combinational block into two stages in order to decrease the propagation delay per stage and increase the clock frequency (shown below). He chooses a clock frequency of 4.8 GHz to support the propagation delay of the longest combinational block.

b) Find any setup and hold-time violations in this new, pipelined design.



The clock period has to be based on the greater of the two delays, hence,

Therefore is a setup violation in stage 2.

Toutamination = Tpcq + Tcd2 = 20 + 20 = 40 ps < 45ps (hold time violation).

Toutamination = Tpcq + Tcd2 = 20 + 50 = 70ps > 45ps (no hold time violation).

c) Explain how these timing violations can be resolved?

Setup violation can be fixed by decreasing the clock frequency or reducing the propagation delay in stage 2.

Hold Violations can be fixed by increasing contamination delay of \$1, by, for example, adding buffers to that we path, or reducing transistor widths.

d) Compare the throughput and latency of the two data-paths.

1. Throughput is proportional to operations for second which is proportional to clock frequency. The max clock frequency in 'a' is 2.9 GHz and the max clock frequency in 'b' is 3.9 GHz; therefore, design b has its throughput increased by 3.9 -1 = 34.5%

Latercy is the number of stoger multiplied by the york Period.

For design '9', Latency = 1 x 350 ps = 350 ps for design 'b', Latency = 2 x 260 ps = 520 ps

design to has 520 -1 = 48.57% more latercy than design 9.

8

latency
300ps
100+210=310ps
Throughput 286GH8 3.85GH7

Throughput improvement pipelined lesign allows for higher frequency, increasing throughput

Lateray increases

Pipelined design sacrifices the cost of delay increase by 10 ps

e) Find the maximum clock frequency for both circuits given the clock tree has a maximum skew of 30 ps. Ignore possible hold-time violations.

2. Answer the following questions:

- a) Draw the gate-level schematic of an inverting active-high synchronous transparent latch.
- b) Draw the layout for your schematic above.
- c) Given input waveforms X and CLK, draw the waveform for Y.

