1: In the circuit shown, assume all switching activity is uncorrelated. Pa (the probability that at any clock cycle input a is a logic '1') = 0.5. Pb = 0.25. Pc = 0.75. Pd = 0.5.

- a) Calculate the probabilities of all nodes in the circuit.
- b) Calculate the activity factor (α) of every node in the circuit.
- c) Assuming the clock frequency is 2.5 Ghz, Vdd = 1.2 V, $C_1 = 2 \mu F$, $C_2 = 5 \mu F$, $C_3 = 0.5 \mu F$, $C_4 = 17 \mu F$, calculate the average switching power used to drive each capacitor.
- d) Calculate the overall switching power consumed by the circuit.




TABLE 5.1 Switching probabilities

Gate	P _Y
AND2	$P_{\mathcal{A}}P_{B}$
AND3	$P_A P_B P_C$
OR2	$1 - \overline{P}_{\mathcal{A}}\overline{P}_{B}$
NAND2	$1 - P_A P_B$
NOR2	$\overline{P}_{\mathcal{A}}\overline{P}_{B}$
XOR2	$P_{\mathcal{A}}\overline{P}_{\mathcal{B}} + \overline{P}_{\mathcal{A}}P_{\mathcal{B}}$

$$d = P_{n_1}$$

$$P_{n_2}$$

$$P_{n_3}$$

$$P_{n_4}$$

$$P_{n2} = P_{c} \text{ or } P_{d} = 1 - P_{c} P_{d}$$

= $1 - (1 - 0.75)(1 - 0.5) = 1 - (0.25)(0.5) = [0.875]$

$$P_{n3} = P_{n1}$$
 and P_{n2}
= 0.125 (0.875) = $\left[0.109375 \right]$

$$P_{n4} = 1 - P_{n3}$$

$$= 1 - 0.109375 = 0.890625$$

b)
$$q = \rho. \rho$$

$$\alpha_{Pn_1} = (0.105)(1-0.125) = 0.109375$$

$$\alpha_{Pn_2} = (0.875)(1-0.875) = 0.109375$$

$$\alpha_{Pn_3} = (0.109375)(1-0.109375) = 0.097412109$$

$$\alpha_{Pn_4} = (0.890625)(1-0.890625) = 0.097412109$$

c)
$$P = \alpha \cdot f \cdot C \cdot V^{2}$$
 $C_{1} = zuF_{1} \cdot C_{2} = 5uF_{1} \cdot C_{3} = 0.5uF_{1} \cdot C_{4} = 17uF_{1}$
 $Val = 1.2V_{1} \cdot clock freq. = 2.5GHz = 25.109 Hz$
 $P_{C_{1}} = (0.109375)(2.5\times10^{9})(2.10^{-6})(1.2)^{2}$
 $= \overline{787.5} \text{ W}$

$$P_{C2} = (0.109375)(2.5\times10^{9})(5\times10^{-6})(1.2)^{2}$$

$$= [1968.75 W]$$

$$P_{C3} = (0.097412109)(2.5\times10^{9})(0.5.10^{-6})(1.2)^{2}$$

$$= [175.34 W]$$

$$P_{\text{fotal}} = P_{\text{GI}} + P_{\text{C}_2} + P_{\text{C}_3} + P_{\text{C}_4}$$

= 787.5 + 1968-75 + 175.34 + 5961.62
= \begin{align*} 8893.2 \text{ W} \end{align*}

2: In a given computer, block X consumes 50% of the total static power, but it is only operational in bursts 10% of the time.


- a) Describe two methods for reducing the static power used by block X.
- b) Estimate the power savings for your chosen methods.
- c) Describe any drawbacks for your methods.
- (e.9 50% of Vag) or reduce the transistor width.
- b) By operating at a lower Vad, e.g 50% of Vad > Power & Voltage

Assuming the circuit is title 50% of the time, savings = (75%) (50%) = 37.5%

C) Power gating circuit is needed leading to added area and delay. Also, for the Operation at 50% of Vad requires Voltage domain crossing circuitry. Finally, by reducing the transistor width, you have less drive for the transistor leading to longer latercy.

3: In HW2 Q4, we asked you to find the optimal number of inverters minimize delay to drive a 100-unit load starting with a unit inverter. Repeat the problem now minimizing the switching energy delay product (EDP) under a constant Vdd, f, and α . The diffusion nodes are disconnected because the inverters in the cascade are sized differently.

4: In the shown interconnect model, two wires are placed adjacent to each other with length I, thickness h, width w, and are space a distance of d apart. A dielectric of permittivity ϵ encases the wires which have a resistivity of ρ . Current flows along the length of the conductor as shown. **Fill in the table analyzing the** h effect of material parameters and dimensions on resistance (R), capacitance (C), and inductance (L) (assuming all parameters are constant except for the one listed).




	l doubles	w doubles	d doubles	h doubles	ϵ doubles	ho doubles
R:						
L:						
C:						

E = d: electric permittivety

.) [Ldoubles	W doubles	d doubles	h doubles	& doubles	P doubles
	R	doubles	hawes	_	halves	~	donbles
	L	doubles	non-linear	_	non-linear		_
	C	doubles	-	halves	doubles	doubles	-

5: In HW2 Q4, we asked you to find the optimal number of inverters to drive a 100-unit load starting with a unit inverter. Repeat the problem minimizing delay using the Elmore delay model assuming now that due to interconnect, there is a 2R (where R is the unit NMOS ON resistance) resistor between each inverter and its load as depicted below: (recall that a unit inverter has input capacitance C and thus a 100-unit load is equivalent to 100C of capacitance)



5) I stage
$$\frac{2R}{|c|}$$
 $\frac{2R}{|c|}$ $\frac{2R}$