a ·

TCIK 7 Tpcz + Tpd + Tsetup.

TCIK > 20PS + 350PS + 35PS = 350PS.

max frequency = 1/350Ps = 2.86 GHz.

Checking for hold time violations,

Thold = 45PS

Tpeq + Tcd = 20+50 = 70 ps

Since 45ps < 70ps, hold time is not violated.

Tempogation = Tpcq + Tpd, + Tsetup = 20ps + 100ps + 30ps = 150ps.

Tpropagation 2 = Tpop + Tpan + Tsetup = 20ps + 210ps + 30ps = 260ps.

The clock period has to be based on the greater of the two delays, hence,

Tuk, min = 260ps, => falkmax = 1/260ps = 3.85 GHz which is less than 4.86Hz.

There is a setup violation in stage 2.

Tountaminations = Tpcq + Tcd1 = 20+20 = 40 PS < 45ps (hold time violation).


Tourtamination2 = Try + 7cd2 = 20 + 50 = 70Ps > 45ps (no hold time violation).

setup violation can be fixed by decreasing the clock frequency or reducing the Propagation delay in stage 2.

Hold Violations can be fixed by increasing contamination delay of \$1, by for example, adding buffers to that which path, or reducing transistor widths.

1. Throughput is proportional to operations per second which is proportional to clock frequency. The max clock frequency in 'a' is 2.9 GHz and the max clock frequency in 'b' is 3.9 GHz; therefore, design b has its throughput increased by 3.9-1 = 34.59.

latency is the number of stoner multiplied by the york Period. For design '9', Latency = 1 x 350 ps = 350 ps for design b', Latency = 2 x 260ps = 520ps design to has \frac{520}{350} -1 = 48.57% more latercy than design 9 e. design 9, Tilk 7, Tpa + Tpa + Tsemp + Tskew = 20ps + 3 ovps + 3 ops + 3 ops = 350ps > fmax = 1/380ps = 2.63 GHz design b, TCIK >, max(Tpcq + Tpd + Tsetup + Tskew) = max(20+100+30+30, 20+100+30+30) =mox(180ps, 290ps) = 290ps. >fmax = 1/290ps = 3.45 GHz. 2: CLK X



AND THE PERSON NAMED IN TH

111 K-M 1 1 2 2 3 3 1 1