# Yixiao Du

yd383@cornell.edu

### LOCAL ADDRESS:

2250 N Triphammer Rd Apt S1B Ithaca, NY, 14850 +1 607-262-1889

**Cornell University** 

### PERMEANT ADDRESS:

Xinjiewangfu B5-1-101 Shijiazhuang, Hebei, China, 050000 +86 18482271921

Ithaca,

# **EDUCATION**

08/2020 -

00, 2020	Cornen Chiversky	reriacu
present	<ul> <li>School of Electrical and Computer Engineering</li> </ul>	NY
	<ul> <li>MS/Ph.D. in Electrical and Computer Engineering</li> </ul>	
08/2019 -	Cornell University	Ithaca,
08/2020	<ul> <li>School of Electrical and Computer Engineering</li> </ul>	NY
	<ul> <li>MS/Ph.D. in Electrical and Computer Engineering</li> </ul>	
	- Overall GPA: 4.042 /4.25	
09/2015 -	University of Electronics Science and Technology of China (UESTC)	Chengdu,
06/2019	- School of Electronic Science and Engineering (National Exemplary School of	Sichuan,
	Microelectronics)	China
	<ul> <li>Bachelor of Engineering in Microelectronics Science and Engineering</li> </ul>	
	- Overall GPA: 3.91/4.00	
DECEADOII	EVDEDIENCE	
	EXPERIENCE	T.1
06/2020 -	Computer Systems Lab, Cornell University	Ithaca,
present	Graduate Research Assistant	NY
	Focusing on FPGA acceleration of sparse workloads using high-level	
	synthesis. Interested in providing cross-stack solutions to sparse HPC	
	applications.	
	- HiSparse: High-performance sparse linear algebra on HBM-FPGAs	
	Explored approaches to perform sparse matrix-vector multiplication	
	(SpMV) on Xilinx Alveo U280 FPGA. Paper [3] appeared in FPGA'22.	
	- GraphLily: graph linear algebra overlay on FPGAs	
	Built a graph processing system using Xilinx Alveo U280 FPGA that	
	exposes a GraphBLAS interface. Paper [4] appeared in ICCAD'21.	
06/2018 -	The Anti-irradiation Products Design Lab, UESTC	Chengdu,
06/2019	Research Assistant	Sichuan,
	Assisted in design and testing of anti-irradiation VLSI standard cells.	China
	Responsible for the maintenance of lab-designed devices.	
	- Anti-irradiation Device Modeling and Simulation	
	Modeled and simulated the behavior of devices using a silicon on	
	insulator technology. The simulated results were used in the VLSI	
	design of anti-irradiation logic gates.	
	- Programmer for Anti-irradiation PROM Devices	
	Upgraded a pre-designed programmer to fit the newly designed PROM	
	devices by modifying the MCU program and replacing parts on the PCB.	
	Also in charge of the maintenance of the PROM programmer.	

# WORKING EXPERIENCE

05/2023 -	MangoBoost, Inc.	Bellevue,
12/2023	On-site (May-Aug.)/ remote (AugDec.) Intern	WA

#### TEACHING EXPERIENCE

01/2022 - ECE/ENGRD 2300: Digital Logic and Computer Organization, Cornell Ithaca, 05/2022 University NY

Head Teaching Assistant

#### Received the ECE Outstanding Ph.D. TA Award

- Design lab assignments and exam questions
- Hold office hours and lab sessions
- Lead tutorial sessions and exam review sessions

#### **PUBLICATIONS**

- [1] J. Li, J.-N. Schmelzle, <u>Y. Du</u>, S. Heumos, A. Guarracino, G. Guidi, P. Prins, E. Garrison, and Z. Zhang, Rapid GPU-Based Pangenome Graph Layout, *International Conference for High Performance Computing, Networking, Storage, and Analysis (SC)*, Nov. 2024.
- [2] H. Chen, J. Zhang, Y. Du, S. Xiang, Z. Yue, N. Zhang, Y. Cai, and Z. Zhang, Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference, ACM Transactions on Reconfigurable Technology and Systems (TRETS), May 2024. (FCCM'24 Journal Track)
- [3] Y. Du, Y. Hu, and Z. Zhang, High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS: A Case Study on SpMV, *International Symposium on Field-Programmable Gate Arrays (FPGA)*, Feb./Mar. 2022.
- [4] Y. Hu, Y. Du, E. Ustun, and Z. Zhang, GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs, *International Conference on Computer Aided Design (ICCAD)*, Nov. 2021.

CONTRI

## **OTHER PROJECTS**

10/2010

10/2019 -	FPGA acceleration of CNN-based power estimation	Ithaca,
05/2020	Cornell ECE M.Eng. Design Project	NY
	Individual project	
	- Created a workflow which integrates an RTL hardware emulator, an HLS	
	machine learning accelerator and C++ software	
	- Built a converter to format a PyTorch model into Caffe, which the	
	accelerator accepts	
11/2018 -	Design of speech recognition system based on FPGA	Chengdu,
05/2019	Undergraduate Final Project (with thesis)	Sichuan,
	Individual project	China
	- Designed a voice filtering, sampling, and recording system	
	- Extracted MFCC characteristics (based on FFT) and compare with pre-	
	recorded voice syllables	
	- Achieved an accuracy of 90% in simulation	
10/2017 -	Feedback suppressor using FPGAs	Chengdu,
03/2018	Project of the National Students' Platform for Innovation and Entrepreneurship	Sichuan,
	Training Program	China
	Leader of the project team	
	- Designed a feedback suppressor for low-end audio devices, such as	
	handheld speakers, to prevent howling (happens when the microphone is	
	pointed to the speaker).	
	- The core part of the suppressor was an FPGA-based digital attenuator that	
	enabled automatic gain control for audio devices.	
	- The project was rated as Excellent (top 10%) by the university.	
	- · · · · · · · · · · · · · · · · · · ·	

#### **SKILLS**

- Designing complex hardware systems using high-level synthesis
- Digital Logic and Computer Architecture, rich experience on AMD FPGAs
- Building and testing digital hardware systems using Verilog, familiar with VLSI design tools
- Building software programs using C, C++, or Python
- Familiar with Linux command-line prompt