

# Yixiao Du

yd383@cornell.edu

## LOCAL ADDRESS:

2250 N Triphammer Rd Apt  
S1B  
Ithaca, NY, 14850  
+1 607-262-1889

## PERMEANT ADDRESS:

Xinjiewangfu B5-1-101  
Shijiazhuang, Hebei, China,  
050000  
+86 18482271921

## EDUCATION

08/2020 - 08/2027 (expected)	<b>Cornell University</b> <ul style="list-style-type: none"><li>- School of Electrical and Computer Engineering</li><li>- MS/Ph.D. in Electrical and Computer Engineering</li></ul>	Ithaca, NY
08/2019 - 08/2020	<b>Cornell University</b> <ul style="list-style-type: none"><li>- School of Electrical and Computer Engineering</li><li>- M.Eng. in Electrical and Computer Engineering</li><li>- Overall GPA: 4.038/4.25</li><li>- Converted to MS/Ph.D. track in 08/2020</li></ul>	Ithaca, NY
09/2015 - 06/2019	<b>University of Electronics Science and Technology of China (UESTC)</b> <ul style="list-style-type: none"><li>- School of Electronic Science and Engineering (National Exemplary School of Microelectronics)</li><li>- Bachelor of Engineering in Microelectronics Science and Engineering</li><li>- Overall GPA: 3.91/4.00</li></ul>	Chengdu, China

## RESEARCH EXPERIENCE

06/2020 - now	<b>Computer Systems Lab, Cornell University</b> <i>Graduate Research Assistant</i> <ul style="list-style-type: none"><li>■ <b>High-Performance Sparse Linear Algebra on HBM-FPGAs (First Author)</b> Identified major challenges of accelerating sparse linear algebra on HBM-equipped FPGAs using high-level synthesis. Explored various solutions to tackle the aforementioned challenges. Built a high-performance accelerator prototype on FPGA.</li><li>■ <b>GraphLily: Graph Linear Algebra Overlay on FPGA (Co-author)</b> Use high-level synthesis to build kernels that perform graph algorithms on graphs stored as sparse matrices. Use high-bandwidth memory to improve the performance. Fuse different kernels into one system which is capable of running multiple graph applications.</li></ul>	Ithaca, NY
------------------	---	---------------

## PUBLICATIONS

- [1] Y. Du, Y. Hu, and Z. Zhang, High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS: A Case Study on SpMV, *International Symposium on Field-Programmable Gate Arrays (FPGA)*, Feb./Mar. 2022.
- [2] Y. Hu, Y. Du, E. Ustun, and Z. Zhang, GraphLily: Accelerating Graph Linear Algebra on HBM-Equipped FPGAs, *International Conference On Computer Aided Design (ICCAD)*, Nov. 2021.

## TEACHING EXPERIENCE

---

01/2022 – 05/2022	<b>ECE/ENGRD 2300: Digital Logic and Computer Organization, Cornell University</b> <i>Head Teaching Assistant</i> <ul style="list-style-type: none"><li>■ Design lab assignments and exam questions</li><li>■ Hold office hours and lab sessions</li><li>■ Lead tutorial sessions and exam review sessions</li><li>■ Organize the TA team of this course</li></ul>	Ithaca, NY
----------------------	---	---------------

## SELECTED PROJECTS

---

10/2019 – 05/2020	<b>FPGA acceleration of CNN-based power estimation</b> <i>Cornell ECE M.Eng. Design Project</i> <ul style="list-style-type: none"><li>■ Individual project.</li><li>■ Created a workflow which integrates RTL hardware emulator, HLS machine learning accelerator and C++ software.</li><li>■ Built a converter that converts a neural network into the format that the machine learning accelerator accepts.</li></ul>	Ithaca, NY
11/2018 – 05/2019	<b>Design of speech recognition system based on FPGA</b> <i>Undergraduate Final Design Project</i> <ul style="list-style-type: none"><li>■ Individual project.</li><li>■ Designed a voice recording and filtering system. Analyze the voice with MFCC and compare with pre-analyzed voice syllables.</li><li>■ Achieved an accuracy of 90% in Chinese in simulation.</li></ul>	Chengdu, China

## SKILLS

---

- Designing advanced hardware systems using high-level synthesis.
- Mastery of Digital Logic and Computer Architecture, rich experience on FPGAs.
- Building and testing digital hardware systems using Verilog.
- Building software programs using C, C++, or Python.
- Familiar with Linux command-line prompt.