EE2026 Digital Design

COMBINATIONAL LOGIC IN VERILOG

Massimo ALIOTO

Dept of Electrical and Computer Engineering

Email: massimo.alioto@nus.edu.sg

Get to know the latest silicon system breakthroughs from our labs in 1-minute video demos




Outline


- Combinational vs. sequential logic circuits
- Review of code snippets and common errors
- Continuous assignment
- Procedural assignment
- Equivalence of continuous and procedural assignment
- Structural design
- Testbenches

EE2026 Digital Design Prof. Massimo Alioto Page 2


Combinational vs. Sequential Logic

- Any digital system partitioned into combinational and sequential logic
- Combinational logic
 - Output at given time depends only on inputs at same time (apart from gate delays)
 - No memory





- Sequential logic
 - Output at given time depends on inputs at same time and past inputs
 - Includes some form of memory elements (e.g., flip-flops, registers, memory)



Verilog level of abstraction

Net / Variable Name	Number of bits?	Value in dec / bin
а	1	1 / 1'b1
b	1	0 / 1'b0
С	2	2 / 2'b10
tmp	1	Z / 1'bZ
one	2	3 / 2'b11
two	1	X / 1'bX
three	32	1 / 32'h00000001
У	4	15 / 4'b1111

endmodule

gate level of abstraction

Gate	Symbol	Function (<i>F</i>)	Verilog Operator	Gate	Symbol	Function (<i>F</i>)	Verilog Operator
AND	A	$A \cdot B$	F = A & B	NOT	A	$ar{A}$	F = ~A
OR	$A \longrightarrow F$	A + B	F = A B	XOR	A D-F	$A \oplus B$	F = A ^ B

Boolean level of abstraction

assign $F = \neg w \& \neg x \& z | \neg w \& x \& z | w \& y \& z | x \& y \& z$;

endmodule

```
module notgood (....);

(...)

assign x = a \mid b;

assign x = a + b;

Signal x is connected to TWO "drivers"


\rightarrow Multiple Driver Nets error will occur
```

endmodule

```
    ✓ Implementation (2 errors)
    ✓ Implementation (2 err
```

Continuous Assignment


assign statements are used to model combinational logic



- Whenever there is an event on the RHS signal, expression is evaluated and assigned (after Δ delay) \rightarrow continuously updated (assigned)
- Multiple statements executed concurrently (in parallel)
- wire used to represent an internal (physical) connection

Continuous Assignment

assign statements can also be merged arbitrarily



Concurrently anyway, no sequence whatsoever

EE2026 Digital Design Prof. Massimo Alioto Page 8

Useful Operators

- Boolean (bit-wise), logical, arithmetic, concatenation
 - Use brackets for readability, use only synthesizable statements (apart from testbenches)

	Operator	Description	Examples: a = 4'b1010, b=4'b0000	all bita_0 ("falso
high	!, ~	Logical negation, Bit-wise NOT		all bits=0 ("false ector") \rightarrow 1
	&, , ^	Reduction (merges all bits)		otherwise
	{,}}	Concatenation	$\{b, a\} = 8'b$	
	{n{}}}	Replication	{2 {a} } = 8'b	
nce	*, /, %,	Multiply, *Divide, *Modulus	3 % 2 = 1, 16 % 4 = 0	
igdei	+, -	Binary addition, subtraction	a + b = 4'b1010	s MSD (Os insorted)
precedence	<< , >>	Shift Zeros in Left / Right	la << l = 4n	ls MSB (0s inserted) Is LSB (0s inserted)
_ ₫	<, <=, >, >=	Logical Relative (1-bit output)	(a > b) -	lent of index order)
	==, !=	Logical Equality (1-bit output)	(a == b)= (a != b)=	•
	&, ^,	Bit-wise AND, XOR, OR	a&b = a b =	
	&&,	Logical AND, OR (1-bit output)	a&&b = a b =	_vector 000 equivalent to 0
low	?:	Conditional Operator	<out> = <condition> ? If_ONE : if_ZERO</condition></out>	(1 otherwise)


Useful Operators

- Boolean (bit-wise), logical, arithmetic, concatenation
 - Use brackets for readability, use only synthesizable statements (apart from testbenches)

	Operator	Description	Examples: a = 4'b1010, b=4'b0000
high	!, ~	Logical negation, Bit-wise NOT	!a = 0, !b = 1, ~a = 4'b0101, ~b = 4'b1111
	&, , ^	Reduction (merges all bits)	&a = 0, a=1, ^a = 0
	{,}}	Concatenation	{b, a} = 8'b 00001010
precedence	{n{}}}	Replication	{2 {a} } = 8'b 10101010
	*, /, %,	Multiply, *Divide, *Modulus	3 % 2 = 1, 16 % 4 = 0
	+, -	Binary addition, subtraction	a + b = 4'b1010
	<< , >>	Shift Zeros in Left / Right	a << 1 = 4'b0100 , a >> 2 = 4'b0010
	<, <=, >, >=	Logical Relative (1-bit output)	(a > b) = 1
	==, !=	Logical Equality (1-bit output)	(a == b)= 0 (a != b)= 1
	&, ^,	Bit-wise AND, XOR, OR	a&b = 4'b0000 a b = 4'b1010
. 1	&&,	Logical AND, OR (1-bit output)	a&&b = 0 a b = 1
low	?:	Conditional Operator	<pre><out> = <condition> ? If_ONE : if_ZERO</condition></out></pre>

Conditional Operator

 The ?: conditional operator allows to select the output from a set of inputs based on a condition



- This expression is evaluated whenever there is an event on any input
 - Continuous assignment
- What is this block? ← 2:1 multiplexer (MUX, see next week)

EE2026 Digital Design Prof. Massimo Alioto S Page 11

MUX


Procedural Assignment: always @

- Behavioral (higher-level description of logic)
 - Two assignment types: blocking vs. non-blocking

```
expresses combinational logic
```

y <= d;

expresses sequential logic (see later)



anything assigned in an always block must be declared as type reg

```
always @ (s, d)
```

conceptually, the **always** block runs o*nce* when any signal in *sensitivity list* (s,d) changes value

```
begin
    if (s == 1'b0
        y = d[0];
    else
        y = d[1];
```

statements executed <u>sequentially</u> & evaluated <u>instantaneously</u> → order matters!

end endmodule

begin and end behave like parentheses/brackets for conditional statements.

Procedural Assignment: always @

- always@(*) for combinational logic
 - Sensitivity list must include all input signals that are read in current block
 - otherwise, no longer combinational: memory is inferred (see part II)
 - All outputs always explicitly assigned for any input value (including z, x...)
 - otherwise, no longer combinational: latch is inferred (see part II)
- Statements within always block are executed sequentially
 - But irrelevant with blocking assignments/combinational logic (see later for non-blocking)
- Multiple always blocks run concurrently (like continuous assignment)

```
always @ (...) always @ (...)
begin begin (...)
... end end
```

No posigi in always blocks

```
module notgood(....);
    always @ (*)
    y = y + 1;

always @ (*)
    y = y + 3;
```

There are two conflicting instructions:

- first instruction would be to increment y by 1
- second would be to increment y by 3

Another case of multi-driven net (here with multiple procedural blocks)

endmodule

· Implementation (5 errors)

Opt Design (5 errors)

DRC 23-20] Rule violation (MDRV-1) Multiple Driver Nets - Net y_OBUF[0] has multiple drivers: y_reg[0]

[Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Control-Flow Statements: Conditional

- Conditional statements: computations executed depending on conditions/value of variables
 - Always within procedural block (always @)
- if, if-else and else-if
 - If expression evaluates to true → execute statement(s)
 - Otherwise, do not (or else...)
- Nested if-else
 - Entails sense of priority
 - Use it if intended
 - If not, redundant logic is generated
 - unless conditions are mathematically guaranteed to be mutually exclusive

```
Nested if-else
```

```
if (cond1) signal_name<=value1;
else if (cond2) signal_name<=value2;
else if (cond3) signal_name<=value3;
...
else signal_name<=defaultvalue;</pre>
```

synthesis

```
If - else if - else
if ( expr )
   statement;
if ( expr )
   statement;
else
   statement;
if ( expr )
   statement;
else if ( expr )
   statement;
else if ( expr )
   statement;
else
   statement;
```

signal_name <= cond1*value1+not(cond1)*cond2*value2+...
not(cond1)*not(cond2)*...*defaultvalue</pre>

Control-Flow Statements: Conditional

- Conditional statements: computations executed depending on conditions/value of variables
 - Always within procedural block (always @)
- case compares expression with each case item
 - If none match, the default statement is executed
 - Default clause: unknown/unspecified values, shortens notation
- No priority implied (mutually exclusive values)
 - logic checks only if expression matches one case item

```
case (an-1...a0)
  item1: value1;
  item2: value2;
  ...
  itemn: valuen;
endcase
synthesis
```

No redundant logic is generated

```
signal_name <= cond1*value1+cond2*value2+ ... condn*valuen
```

value1 : statement;

value2 : statement;

value3 : statement;


...

default : statement;


endcase

Equivalence of Procedural and Continuous Assign.

```
module mux21(input s, input [1:0] d, output reg y);
always @ (s, d)
begin
   if (s == 1'b0)
      y = d[0];
   else
      y = d[1];
end
endmodule
module mux ( input s, input [1:0] d, output y);
assign y = s ? d[1] : d[0];
endmodule
```




Equivalence of Procedural and Continuous Assign.



```
module bigbox
(input a,b,c,d, output z);
wire p, q, r;
assign q = ~c;
assign z = p ^ q ^ r;
assign p = a & b;
assign r = ~(c | d);
endmodule
```

```
module bigbox
(input a,b,c,d, output reg z);
reg p,q,r;
always @ ( a, b, c, d )
   begin
        q = ~c;
        p = a & b;
        r = ~(c | d);
        z = p ^ q ^ r;
   end
endmodule
```

- Structural modeling connects modules and gates
 - Practice with equivalent dataflow and structural description styles



Dataflow

```
module bigbox (input a,b,c,d, output z);
  assign z = (a & b) ^ ~c ^ ~(c | d) ;
endmodule
```


Structural (using primitives)


```
module bigbox (input a,b,c,d, output z);
wire p, q, r;

and u1 (p, a, b); //output, then inputs
not u2 (q, c);
nor u3 (r, c, d);
xor u4 (z, p, q, r);


endmodule
```

Examples: 2:1 MUX and 4:1 MUX






• 4:1 multiplexer can also be implemented by combining several 2-to-1 multiplexers




EE2026 Digital Design Prof. Massimo Alioto Page 21

4:1 multiplexer can also be implemented by combining several 2-to-1 multiplexers




Port Connection by Position

4:1 multiplexer can also be implemented by combining several 2-to-1 multiplexers



Port Connection by Position


4:1 multiplexer can also be implemented by combining several 2-to-1 multiplexers




Port Connection by Name

```
module mux41( input [1:0] s,
              input [3:0] d,
              output y);
wire out1, out2;
mux21 u1 (.s ( s[0]),
          .d (d[3:2]),
          .y ( out1 ) );
mux21 u2 (.s ( s[0]),
          .d (d[1:0]),
          .y ( out2) );
mux21 u3 (.s (s[1]),
          .d ( {out1, out2} ),
          .y (y);
endmodule
```

- For modular designs, the top view is specified as interconnected blocks
 - these examples demonstrate port connection by position / name.




Logic Simulations



How do we know our design actually works?

Functional Simulation (Verification)

Verilog Code module endmodule



save

the world **a**2

Method

- Designer applies input values to the code
- Simulator produces corresponding outputs in truth tables / timing diagrams
- Simulators usually assume negligible propagation gate delays.

Testbench Example

```
module mux test();
reg [1:0] ip = 0;
reg sel = 0;
wire op;
mux21 dut (sel, ip, op);
initial begin
   ip = 2'b10;
   sel = 1'b0;
   #10; //wait 10 time units
end
endmodule
```

