
CHAPTER 2


```
2.1
(a) Y = \overline{AB} + A\overline{B} + AB
(b) Y = \overline{ABC} + \overline{ABC}
(c) Y = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABCD} + \overline{A
```

12 solutions chapter 2


2.4 (b)




(c)



(d)



(e)



(a)
$$Y = AC + \overline{B}C$$

(b)
$$Y = \overline{A}$$

(a)
$$Y = AC + \overline{B}C$$


(b) $Y = \overline{A}$
(c) $Y = \overline{A} + \overline{B} \overline{C} + \overline{B} \overline{D} + BD$

(a)
$$Y = B + \overline{AC}$$




(b)
$$Y = \overline{A}B$$

(c)
$$Y = AB + AC + AD + AE + BCD + BCE + DE$$



2.11



2.13

(a)


(b)

| В | С | D | $(B \bullet C) + (B \bullet D)$ | B•(C + D) |
|---|---|---|---------------------------------|-----------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

(c)


$$Y = \overline{AD} + A\overline{BC} + A\overline{CD} + ABCD$$

$$Z = A\overline{CD} + BD$$




$$Y = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) + \overline{E}$$

2.19 Two possible options are shown below:



2.21
Option (a) could have a glitch when A=1, B=1, C=0, and D transitions from 1 to 0. The glitch could be removed by instead using the circuit in option (b).
Option (b) does not have a glitch. Only one path exists from any given input to the output.

2.23 (a)



| 8:2 | | | |
|-----|-----|---------|-------|
| 00 | 01 | 11 | 10 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 |
| | 0 0 | 0 1 1 0 | 0 1 0 |

 $S_g = \overline{D}_3 \overline{D}_2 D_1 + \overline{D}_3 D_1 \overline{D}_0 + \overline{D}_3 D_2 \overline{D}_1 + D_3 \overline{D}_2 \overline{D}_1$

(b)

| S _a D ₃ | | | | |
|-------------------------------|--------|----|----|----|
| $D_{1:0}$ | 3:2 00 | 01 | 11 | 10 |
| 00 | 1 | 0 | X | 1 |
| 01 | 0 | 1 | Х | 1 |
| 11 | 1 | 1 | Х | х |
| 10 | 0 | 1 | х | х |
| 0 | 555 | | | |

| S_b $D_{1:0}$ | | | | |
|-----------------|--------|----|----|----|
| $D_{1:0}$ | 3:2 00 | 01 | 11 | 10 |
| 00 | 1 | 1 | Х | 1 |
| 01 | 1 | 0 | Х | 1 |
| 11 | 1 | 1 | Х | х |
| 10 | 1 | 0 | Х | х |

$$S_{a} = \overline{D}_{2}\overline{D}_{1}\overline{D}_{0} + D_{2}D_{0} + D_{3} + D_{2}D_{1} + D_{1}D_{0}$$

$$S_{c}$$

$$D_{1:0}$$

$$00$$

$$1$$

$$1$$


$$X$$

$$1$$

| $D_{1:0}$ | 3:2 00 | $\S_a^1 = I$ | D ₂ D ₁ D ₀ + | $D_2 \hat{D}_0^0 + D_1$ |) ₃ + . | | | |
|------------------------------------|--------|--------------|--|-------------------------|--------------------|--|--|--|
| 00 | 1 | 1 | Х | 1 | | | | |
| 01 | 1 | 1 | х | 1 | | | | |
| 11 | 1 | 1 | х | х | | | | |
| 10 | 0 | 1 | Х | Х | | | | |
| $S_c = \overline{D}_1 + D_0 + D_2$ | | | | | | | | |


| $S_b = D_1 D_0 + D_1 D_0 + D_2$ $S_d D_{1.0} D_{3.2} 00 01 11 10$ | | | | | | | | | |
|--|-------------------|----|----|----|--|--|--|--|--|
| $D_{1:0}$ | ^{3:2} 00 | 01 | 11 | 10 | | | | | |
| 00 | 1 | 0 | х | 1 | | | | | |
| 01 | 0 | 1 | х | 0 | | | | | |
| 11 | 1 | 0 | Х | X | | | | | |
| 10 | 1 | 1 | Х | X | | | | | |
| $S_d = D_2 \overline{D}_1 D_0 + \overline{D}_2 \overline{D}_0 + \overline{D}_2 D_1 + D_1 \overline{D}_0$ | | | | | | | | | |

| - 1 | 0 |
|-----|----------|
| | |




 $S_g = \overline{D}_2 D_1 + D_2 \overline{D}_0 + D_2 \overline{D}_1 + D_3$

| S_f $D_{1:0}$ | ^{3:2} 00 | 01 | 11 | 10 | | | |
|---|-------------------|----|----|----|--|--|--|
| 00 | 1 | 1 | X | 1 | | | |
| 01 | 0 | 1 | Х | 1 | | | |
| 11 | 0 | 0 | Х | х | | | |
| 10 | 0 | 1 | Х | х | | | |
| $S_f = \overline{D}_1 \overline{D}_0 + D_2 \overline{D}_1 + D_2 \overline{D}_0 + D_3$ | | | | | | | |



| A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0 | Y ₂ | Y_1 | Y_0 | NONE |
|-------|-------|-------|-------|-------|-------|-------|-------|----------------|-------|-------|------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | X | X | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | X | X | X | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | X | X | X | X | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | X | X | X | X | X | 1 | 0 | 1 | 0 |
| 0 | 1 | X | X | X | X | X | X | 1 | 1 | 0 | 0 |
| 1 | X | X | X | Х | X | X | Х | 1 | 1 | 1 | 0 |

$$\begin{split} Y_2 &= A_7 + A_6 + A_5 + A_4 \\ Y_1 &= A_7 + A_6 + \overline{A_5} \overline{A_4} A_3 + \overline{A_5} \overline{A_4} A_2 \\ Y_0 &= A_7 + \overline{A_6} A_5 + \overline{A_6} \overline{A_5} \overline{A_4} A_3 + \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_2} A_1 \\ NONE &= \overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} \overline{A_0} \end{split}$$



$$2.27$$

$$Y_6 = A_2 A_1 A_0$$

$$Y_5 = A_2 A_1$$


$$Y_4 = A_2 A_1 + A_2 A_0$$

$$Y_3 = A_2$$


$$Y_2 = A_2 + A_1 A_0$$

$$Y_1 = A_2 + A_1$$

$$Y_0 = A_2 + A_1 + A_0$$




2.29
$$Y = \overline{CD}(A \oplus B) + \overline{AB} = \overline{ACD} + \overline{BCD} + \overline{AB}$$




2.33

$$t_{pd} = t_{pd_NOT} + t_{pd_AND3}$$

= 15 ps + 40 ps
= **55 ps**
 $t_{cd} = t_{cd_AND3}$
= **30 ps**




2.35



$$\begin{aligned} t_{pd} &= t_{pd_INV} + 3t_{pd_NAND2} + t_{pd_NAND3} \\ &= [15 + 3 (20) + 30] \text{ ps} \\ &= \textbf{105 ps} \\ t_{cd} &= 2t_{cd_NOR3} + t_{cd_AND3} \\ &= [35 + 30] \text{ ps} \\ &= \textbf{65 ps} \end{aligned}$$

Question 2.1



Question 2.3

A tristate buffer has two inputs and three possible outputs: 0, 1, and Z. One of the inputs is the data input and the other input is a control input, often called the *enable* input. When the enable input is 1, the tristate buffer transfers the data input to the output; otherwise, the output is high impedance, Z. Tristate buffers are used when multiple sources drive a single output at different times. One and only one tristate buffer is enabled at any given time.

Question 2.5

A circuit's contamination delay might be less than its propagation delay because the circuit may operate over a range of temperatures and supply voltages, for example, 3-3.6 V for LVCMOS (low voltage CMOS) chips. As temperature increases and voltage decreases, circuit delay increases. Also, the circuit may have different paths (critical and short paths) from the input to the output. A gate itself may have varying delays between different inputs and the output, affecting the gate's critical and short paths. For example, for a two-input NAND gate, a HIGH to LOW transition requires two nMOS transistor delays, whereas a LOW to HIGH transition requires a single pMOS transistor delay.