
## **Tutorial 5 Questions (Part 2)**





previous state							
S	R	Output	Q+				
0	0	Hold	Q				
0	1	Clear	0				
1	0	Set	1				
1	1	Invalid	Invalid				
0 0 is the rest state							

Assume R=0:

S 0 1 0


Q 1 1 0


Q 0 1 1 1

Asynchronous; unclocked.

Q+ changes whenever S/R change

propagation delays charling through logic gates)







Synchronous: clock input


At changes when;

OJK change AND OLK T/V clock, important in amplese


nany components need to change states in a coordinated manner

## Flip Flops and Verilog Modeling


1. Given the circuit diagram below, complete the timing diagram below by filling in Q<sub>A</sub> and Q<sub>B</sub>. Include propagation delays tp<sub>HL</sub> and tp<sub>LH</sub>.



- 2. (a) Given the circuit diagram below, complete the timing diagram below by filling in J, K and Q. Neglect all propagation delays in this question.
  - (b) If the circuit below represents a type of AB flip flop, fill in its characteristic table and condensed characteristic table below.



3. The 74'74B is an integrated circuit containing negative-edge triggered D flip-flops with synchronous set and asynchronous reset inputs. The D flip-flop receives four 1-bit input signals, **D**, **CLK**, **S**, **CLR** and produces two 1-bit output signals, **Q** and **QB**. Write a Verilog program that implements the D flip-flop according to the characteristic table shown below.



```
module dff ( input D, CLK, CLR, S, output reg Q, output QB);

always @ ( negedge CLK, negedge CLR ) //Refer * Below for explanation

begin

if ( CLR == 0 )

Q <= 0;
else
begin

if ( S == 0 )

Q <= 1;
else
Q <= D;
end
end

assign QB = ~Q;

condition

endmodule
```


- \* In order to achieve an **asynchronous reset**, the CLR signal must be included in the sensitivity list. Otherwise, the value of CLR would only be checked when there is a falling edge in the clock signal. This would implement a synchronous reset instead of asynchronous reset.
- \* When using posedge / negedge in the sensitivity lsit (eg. posedge clk), all signals need to specified with either posedge or negedge. This is to ensure that the design can be synthesized (mapped to an available device) and implemented on the FPGA. As such, "always@ (negedge CLK, CLR)" is not allowed.

4. The circuit as shown below is a linear feedback shift register (LFSR), commonly used as a Random Number Generator in hardware implementations.

The input bit to the chain of FFs is a function of its previous output. LFSRs are able to generate pseudo-random bit sequences which also have applications in games, cryptography, bit-error-rate measurements to wireless communication systems.

The LFSR below receives two 1-bit inputs, CLK and RST and generates a 4-bit output Q. The RST signal sets the output of the LFSR to 4'b000 asynchronously when enabled.

The D flip-flops used are positive-edge triggered with asynchronous active high clear.



Q+

0

1

Write a Verilog program that implements the LFSR according to the circuit above. Simulate / work out the operation of the circuit to work out the bit sequence of Q.

```
module lfsr (input CLK, RST, output reg [3:0] Q);
reg [3:0] Q = 4'b00000;
always @ ( posedge CLK, posedge RST )
begin
    if ( RST )
          Q \leftarrow 0;
                                     XOR
                                                                        synchronous
    begin
                { Q[2:0], \sim (Q[2]^{\circ}Q[3]) } ; //Refer below for alternatives!
                                                                     D2=Q1 D(= Q0 D= Q2 Q2 Q2)
     end
                                                                                      00
end
                 o perator
                                                                               J,
endmodule
// Alternative 1:
          Q \leftarrow \{ Q[2], Q[1], Q[0], \sim (Q[2]^Q[3]) \};
// Alternative 2:
          Q[3] \leftarrow Q[2];
          Q[2] \leftarrow Q[1];
          Q[1] \leftarrow Q[0]
          Q[0] \leftarrow (Q[2]^Q[3]);
// Alternative 3:
          Q[3:1] \leftarrow Q[2:0];
          Q[0] \leftarrow (Q[2]^Q[3]);
```

The bit sequence can be derived / simulated as follows :



By increasing the number of flip-flops used (eg. 12), the sequence that is generated is sufficiently random for many applications.

	Q0	Q1	Q2	Q3
Q2^Q3	0	0	0	0
1 —	<b>→</b> 1	10	0	0
1 -	1	1	0	0
1	1	1	1	0
0	0	1	1	1
1	1	0	1	1
1	1	1	0	1
0	0	1	1	0