EE2026 (Part 1) **Tutorial 3 - Questions**

Boolean Algebra Manipulation and Logic gates

· Boolean algebra is ultimately described by

a set of elements B={0,1} (binary symbols)

hinary constants or variables (as in common algebra)

∘ operator ... (NOT) on single operand ←

operators · (AND), + (OR) on multiple operands <

· has precedence over +

priority: NOT has highest precedence, followed by AND and OR \rightarrow NOT(A · B + C) = NOT((A · B) + C)

- 1. Closure
- $\forall x, y \in B, x + y \in B$ (outcome of operation is still in B, obviously)
- $\forall x, y \in B, x \cdot y \in B$ (outcome of operation is still in B, obviously)
- 2. Neutral elements of + and ·
- There exists a 0 and 1 element in B, such that
 - $x + 0 = x \leftarrow$ 0 is neutral elements for +
- 1 is neutral elements for -
- 3. Commutative Law
 - \circ x + y = y + x
 - $\circ \quad x \cdot y = y \cdot x$
- 4. Distributive Law
- $x \cdot (y + z) = x \cdot y + x \cdot z$ (• over +, easy to remember)
- $x + (y \cdot z) = (x + y) \cdot (x + z)$ (+ over not intuitive, still true)
- 5. Complement
- ∘ $\forall x \in B$, there exists an element $\bar{x} \in B$ (complement of x) such that
 - $x + \bar{x} = 1$
 - $x \cdot \bar{x} = 0$
- 6. There exist at least two distinct elements in the set B (obvious, it was introduced for more general algebras with more than two symbols)


#		Theorem	
1	A + A = A	$A \cdot A = A$	Tautology Law
2	A + 1 = 1	$A \cdot 0 = 0$	Union Law
3	$\overline{(\overline{A})}=A$		Involution Law
4	A + (B + C) $= (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	Associative Law
5	$\overline{A+B}=\bar{A}\cdot\bar{B}$	$\overline{A \cdot B} = \overline{A} + \overline{B}$	De Morgan's Law
6	$A + A \cdot B = A$	$A\cdot (A+B)=A$	Absorption Law
7	$A + \bar{A} \cdot B = A + B$	$A\cdot(\bar{A}+B)=A\cdot B$	
8	$AB + A\bar{B} = A$	$(A+B)(A+\bar{B})=A$	Logical adjacency
9	$AB + \bar{A}C + BC$ $= AB + \bar{A}C$	$(A+B)(\bar{A}+C)(B+C)$ $= (A+B)(\bar{A}+C)$	Consensus Law

duality (swap OR and AND, swap 0 and 1)

- A Boolean expression can be rewritten in many formally different (but equivalent) forms
 - Sum of products (SOP)
 - Logic sum of product terms
 - Example:



- Product of sums (POS)
 - Logic product of sum terms



Boolean Algebra Manipulation and Logic gates

 Use algebraic manipulation to find the most simplified expression (MSOP, minimum SOP) for


$$F = x_1x_3 + x_1\bar{x_2} + \bar{x_1}x_2x_3 + \bar{x_1}\bar{x_2}\bar{x_3}$$


Write the Verilog code that describes the above function as a module (use dataflow description style).

```
F = \underbrace{x_1x_3 + x_1\overline{x}_2 + \overline{x}_1x_2x_3 + \overline{x}_1\overline{x}_2\overline{x}_3}_{= \overline{x}_3(x_1 + \overline{x}_1 \overline{x}_2) + \overline{x}_2(x_1 + \overline{x}_1 \overline{x}_3)}_{= \overline{x}_3(x_1 + x_2) + \overline{x}_2(x_1 + \overline{x}_3)} \underbrace{\{\text{using A+AB=A+B}\}}_{A \text{ is redundent here (Theorem 7)}}_{= \overline{x}_1x_3 + x_2x_3 + \overline{x}_1\overline{x}_2} \underbrace{\{x_2\overline{x}_3\}}_{= \overline{x}_1\overline{x}_3 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_3, B \rightarrow x_1, C \rightarrow \overline{x}_2\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow \overline{x}_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + x_2x_3 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_3\}}_{= \overline{x}_1\overline{x}_2 + \overline{x}_2\overline{x}_3} \underbrace{\{\text{using AB+AC+BC=AB+AC}; A \rightarrow x_2, B \rightarrow x_1, C \rightarrow x_2, A \rightarrow x_1, A \rightarrow x_2, A \rightarrow x_1, A \rightarrow x_2, A \rightarrow x_2, A \rightarrow x_2, A \rightarrow x_1, A \rightarrow x_2, A \rightarrow x_2,
```

1 Standardize logic system.

2. Express all inputs and outputs as active high i.e., complement active-low signals). The resulting circuit is in positive logic, and the expression of all intermediate nodes x1...x5 is found immediately by proceeding from inputs to output:





desurbe gottes in venlog

(c) Using structural modeling style write the Verilog code that describes Circuit 2. Assume that Verilog primitives are available: not(out,in), nand(out,in1,in2,...), nor(out,in1,in2,...).

module func(Z,A,B,C,D); // Cb and Db are complemented (active-low)
input A, B, C, D;
output Z;
wire x1, x2, x3, Cb, Db;
not u1(Cb|C); // inverter gate to generate(Cb=NOT(C) (see omitted inverter)
not u2(Db,D); // inverter gate to generate Db=NOT(D) (see omitted inverter)
nor u3(x1,A,B,Db); // NOR3 gate, instance u3
not u4(x2,A); // inverter gate
nand u5(x3,x2,Cb); // NAND2 gate
nand u6(Z,x1,x3); // NAND2 gate
endmodule voltage

endmodule voltage

c L 0 Jules Jules


3. Design a logic circuit implementing the following Boolean function, using a minimum number of NOR gates. NOT gates can also be used if required.

$$X = A \oplus B \oplus C$$
.

where \oplus represents the 2-operand XOR operation. Use alternate gate representation if necessary for clear circuit diagrams.

$$(\widehat{A}\overline{B} + \widehat{A}B) \oplus C \Rightarrow \widehat{D}\overline{C} + \overline{D}C$$

$$X = A \oplus B \oplus C = (A\overline{B} + \overline{A}B) \cdot \overline{C} + (\overline{A}\overline{B} + \overline{A}B) \cdot C = A\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + ABC$$





4. Design a circuit to realize $Z = \bar{A}B + \bar{B}\bar{C}D + \bar{B}\bar{D}$ in the positive logic convention.

A and B are active low signals while C, D and Z are active high.

Use a minimum of number of **only** NAND or **only** NOR gates. You may assume that the gates have no limits on the number of inputs. NOT gates can be used if required.

Draw clear circuit diagrams with alternate gate representations where necessary.





All NAND gates + Not gates (inverters)

5. [Verilog Behavioural Style Modeling]

In the EE2026 design project, an OLED screen with 16-bit RGB colour resolution is used as a display device. The 16-bit signal colour resolution is represented through 5 bits for the red colour component, 6 bits for the green colour component, and 5 bits for the blue colour component. Write a Verilog program to switch between 4 display colours according to the table below.



The program receives a 2-bit input named SEL and produces a 16-bit output signal named PIXEL_COLOUR.

named There_coroon.	/ high leve	17
SEL		
"00"	0 00000"	
"01"	LOUR 600000" 0 11111" 1 00000"	
"10"	1 00000" det	ta flow
"11"	11111"	,
Solution 1a - Behaviora Style	Str Tow level	nutur
else PIXEL_COLOU else if (SEL[1] == PIXEL_COLOU else if (SEL[1] PIXEL_COLOU else if (SEL[1] PIXEL_COLOU else PIXEL_COLOU else PIXEL_COLOU else	000000};	
dmodule	0	
	eghiraleur of	
	mo redural o	mel
always @ (*) begin	Continuous of L3. Pg line all other cases!	shign 7)
Continuous Solution 2 – Dataflow Style of Wife ssign PIXEL_COLOUR = (Check left	F: 16'h07E0):	
PIXEL_COLOU. else PIXEL_COLOU. end dmodule Solution 1b - Behavioral Style always (*) begin case ({SEL[1],S 2'b00: PIXE 2'b01: PIXE 2'b10: PIXE 2'b11: PIXE default: PI //the defaul endcase end Solution 2 - Dataflow Style of wire sign PIXEL_COLOUR = (equivalence of procedural of continuous or (L3. pg 1) ce all other cases! conditional operation to (similar to 1) If: 16'h07E0): 16'hF81F 16'h07E0	7