A Test definition files

A.1 Binary adder

Listing 1: Definition file of a 2-bit binary adder

```
//This one is a 2-bit binary adder with combinational logic
DEVICES AND A1 2,
          AND A2 2,
          XOR X1,
          XOR X2,
          XOR X3,
          SWITCH S0 1,
          SWITCH S1 1,
          SWITCH S2 1,
          SWITCH S3 1;
CONNECT S0 \Rightarrow A1.I1,
          S2 \implies A1.I2,
          S1 \implies A2.I1,
          S3 \implies A2.I2,
          S0 \implies X1.I1,
          S2 \implies X1.I2,
          S1 \implies X2.I1,
          S3 \implies X2.I2,
          A1 \Rightarrow X3.I1,
          X2 \implies X3.I2;
MONITOR X1,
          Х3,
          A2;
```




Figure 1: File 1, Binary adder

A.2 Vending machine

Listing 2: Vending machine circuit

```
//a vending machine where S1 and S2 indicate whether a 10p or 5p are
    inserted\\
DEVICES SWITCH S1 1,
         SWITCH S2 1,
         SWITCH S3 0,
         SWITCH S4 1,
         AND A1 2,
         AND A2 2,
         AND A3 2,
         AND A4 2,
         AND A5 2,
         AND A6 2,
         AND A7 2,
         AND A8 2,
         OR O1 4,
         OR O2 3,
         D_TYPE D1,
         D_TYPE D2,
         NAND N2 1,
         CLOCK CLK1 5,
         AND A9 2;
CONNECT S2 \Rightarrow N2.I1,
          S1 \Rightarrow A1.I1,
         D1.QBAR \Rightarrow A1.I2,
          A1 \Rightarrow O1.I1,
          S1 \Rightarrow A2.I1,
         D2.QBAR \Rightarrow A2.I2,
         A2 \implies O1.I2,
         D1.Q \Rightarrow A3.I1,
         D2.QBAR \Rightarrow A3.I2,
```

```
A3 \implies O1.I3,
             A3 \implies A8.I1,
             D1.QBAR \Rightarrow A4.I1,
             D2.Q \Rightarrow A4.I2,
             A4 \implies A6.I2,
             A4 \Rightarrow A7.I1,
             \mathrm{S2} \implies \mathrm{A5.\,I1} \; ,
             D2.QBAR \Rightarrow A5.I2,
             A5 \implies O2.I3,
              S2 \implies A6.I1,
             A6 \implies O1.\,I4\;,
             N2 \Rightarrow A7.I2,
             A7 \implies O2.I1,
             S1 \implies A8.I2,
             A8 \implies O2.I2,
             O1 \implies D1.DATA,
             O2 \implies D2.DATA,
             CLK1 \Rightarrow D1.CLK,
             CLK1 \implies D2.CLK,
             \mathrm{D1.Q} \, \Longrightarrow \, \mathrm{A9.\,I1} \; ,
             D2.Q \Rightarrow A9.I2,
              S3 \implies D1.SET,
              S3 \implies D2.SET,
              S4 \implies D1.CLEAR,
              S4 \implies D2.CLEAR;
MONITOR A9,
             D1.Q,
             D2.Q;
```




Figure 2: File 2, Binary adder

A.3 Test 104

Listing 3: File 3

```
DEVICES SWITCH S1 1,
           SWITCH S2 1,
           SWITCH S3 1,
           SWITCH S4 1,
           SWITCH S5 1,
           SWITCH S6 1,
           NAND A1 2,
           NAND A2 2,
           NAND A3 2,
           NAND A4 2,
           NAND A5 2,
           NAND A6 3,
           NAND A7 3,
           NAND A8 3,
           NOR N1 1,
           NOR N2 1,
           NOR N3 1;
CONNECT S1 \Rightarrow A1.I1,
           \mathrm{S2} \implies \mathrm{A1.\,I2} \; ,
           A1 \Rightarrow A7.I2,
           A1 \Rightarrow A5.I1,
           S1 \Rightarrow N1.I1,
           N1 \implies A3.I1,
           S3 \implies A3.I2,
           A3 \implies A5.I2,
           A3 \implies A6.12,
           S5 \implies A2.I1,
           S6 \implies A2.I2,
           A2 \implies A4.I1,
           S2 \implies N2.I1,
           N2 \implies A4.I2,
           A4 \implies A8.I3,
           S5 \implies N3.I1,
           N3 \implies A7.I1,
           A5 \implies A6.I1,
           S4 \implies A6.I3,
           S4 \implies A8.I2,
           A6 \implies A7.I3,
           A7 \implies A8.I1;
MONITOR A8;
```




Figure 3: File 3

A.4 Incorrect test definition file

Listing 4: Faulty vending machine circuit

```
//a faulty vending machine where S1 and S2 indicate whether a 10p or 5p
   are inserted
DEVICES SWITCH S1 1,
        SWITCH S2 1,
        SWITCH SWITCH 1, //Unexpected Token: SWITCH cannot be device name
        SWITCH S4 3, //Semantic Error: Invalid switch
        AND A1, //Unexpected Token: Number of inputs not defined
        AND A2 2,
        AND A3 2,
        AND A4 22, //Semantic Error: Invalid gate
        AND A5 2,
        AND A6 2,
        AND A7 2,
        AND A8 2,
        OR jiangxueaihaozhe 4, //Warning: Name too long
        OR O2 3,
        D_TYPE O2, //Warning: Name conflict
        D_TYPE D2,
        NAND N2 1,
        CLOCK CLK1 5,
        AND u2he*2w 2; //Unexpected Token: Device name cannot contain *
CONNECT S2 \Rightarrow N2.I1,
        S1 \Rightarrow A1.I1,
        D1.QBAR \Rightarrow A1.I2,
        A1 \implies O1.I1,
```

```
S1 \implies A2.I1,
          D2.QBAR \Rightarrow A2.I2,
          A2 \implies O1. I2,
          D1.Q \implies A3.I1
          D2.QBAR \Rightarrow A3.I2,
          A3. I2 => D1.Q, //Syntax Error: Not Output & Not Input
          A3 = 01.13,
          A3 = > A8.I1,
          A3.I1 => A4.I2, //Syntax Error: Not Output
          D1.QBAR \Rightarrow A4.I1,
          D2.Q \Rightarrow A4.I2,
          A4 \implies A6.I2
          A4 \implies A7.I1,
          S2 \Rightarrow A5.I1,
          D2.QBAR \Rightarrow A5.12,
          A4 => A5.I3, //Semantic Error: Undefined pin
          A5 \implies O2.13,
          S2 \implies A6.I1,
          A6 \implies O1.I4,
          N2 \implies A7.I2,
          A7 \implies O2.I1,
          S1 \implies A8.I2,
          A8 \implies O2.I2
          O1 \implies D1.DATA
          O2 \implies D2.DATA
          CLK1 \Rightarrow D1.CLK,
          CLK1 => D2.CLK //Unexpected Token: Missing a stop symbol
          D1.Q \Rightarrow A9.I1,
          D2.Q \Rightarrow A9.I2,
          S3 \Rightarrow D1.SET,
          S3 \implies D2.SET
          S4 \implies D1.CLEAR,
          D1.QBAR => D2.Q, //Syntax Error: Not Input
          S4 \implies D2.CLEAR;
// Semantic Error: Floating Input
MONITOR A9,
          D1.Q,
          D3.Q, //Semantic Error: Undefined device
          D2.Q;
```

Listing 5: Error messages generated by the logic simulator

```
Expect Name Symbol

***Unxpected Token
SWITCH SWITCH 1,

***Error: Invalid Switch
SWITCH S4 3,

Expect a Number

***Unxpected Token
AND A1,

***Error: Invalid Gate
AND A4 22,

***Warning: Name Too Long
```

```
OR jiangxueaihaozhe 4,
***Warning: Name Conflict
         D_TYPE O2,
Expect Name Symbol
***Unxpected Token
         AND u2he*2w 2;
***Error: Undefined Device
         S1 \Rightarrow A1.I1,
***Error: Undefined Device
         D1.QBAR \Rightarrow A1.I2,
***Error: Undefined Device
         D1.QBAR \Rightarrow A1.I2,
***Error: Undefined Device
         A1 \implies O1.I1,
***Error: Undefined Device
         A1 \Rightarrow O1.I1,
***Error: Undefined Device
         A2 \implies O1.I2,
***Error: Undefined Device
         D1.Q \Rightarrow A3.I1,
***Error: Not an Output Pin
         A3.I2 \Rightarrow D1.Q
***Error: Undefined Device
         A3.I2 \implies D1.Q,
***Error: Undefined Device
         A3 \Rightarrow O1.I3,
***Error: Not an Output Pin
         A3.I1 \implies A4.I2,
***Error: Undefined Device
         A3.I1 \implies A4.I2,
***Error: Undefined Device
         D1.QBAR \implies A4.I1 \; ,
***Error: Undefined Device
         D1.QBAR \Rightarrow A4.I1,
***Error: Undefined Device
         D2.Q \Rightarrow A4.I2,
```

***Error: Undefined Device $A4 \Rightarrow A6.I2$,

***Error: Undefined Device
A4 => A7.I1,

***Error: Undefined Device
A4 => A5.I3,

***Error: Undefined Pin
A5 => O2.I3,

***Error: Undefined Device
A6 => O1.I4,

***Error: Undefined Pin
A7 => O2.I1,

***Error: Undefined Pin
A8 => O2.I2,

***Error: Undefined Device
O1 => D1.DATA,

***Error: Undefined Device

***Error: Undefined Device O1 \Rightarrow D1.DATA,

***Error: Undefined Pin $O2 \Rightarrow D2.DATA$,

***Error: Undefined Device CLK1 => D1.CLK,

***Error: Undefined Device $D2.Q \Rightarrow A9.12$,

***Error: Undefined Device $S3 \Rightarrow D1.SET$,

***Error: Undefined Device $S3 \Rightarrow D1.SET$,

***Error: Undefined Device $S3 \Rightarrow D2.SET$,

***Error: Undefined Device $S4 \Rightarrow D1.CLEAR$,

***Error: Undefined Device S4 => D1.CLEAR,

***Error: Undefined Device $D1.QBAR \Rightarrow D2.Q,$

```
***Error: Not an Input Pin
        D1.QBAR \implies D2.Q,
***Error: Undefined Device
        S4 \implies D2.CLEAR;
Unconnected Input: D2.CLEAR
Unconnected Input: D2.SET
Unconnected Input: D2.DATA
Unconnected Input: O2.CLEAR
Unconnected Input: O2.SET
Unconnected Input: O2.CLK
Unconnected Input: O2.DATA
Unconnected Input: O2.I3
Unconnected Input: O2.I2
Unconnected Input: O2.I1
Unconnected Input : jiangxue. I4
Unconnected Input: jiangxue. I3
Unconnected Input : jiangxue. I2
Unconnected Input : jiangxue.I1
Unconnected Input: A7.I1
Unconnected Input: A6.12
Unconnected Input: A3.I1
***Error: Floating Input
MONITOR A9,
***Error: Undefined Device
MONITOR A9.
***Error: Undefined Device
        D1.Q,
***Error: Undefined Device
        D3.Q,
Total Syntax Error Count: 7
Total Semantics Error Count: 38
Total Warning Count: 2
```

Listing 6: Internally stored data

```
Monitored Outputs:
29
Not Monitored Outputs:
-29
-28
14
15
16
17
20
21
22
23
24
25
28
```

```
30
31
Switches:
15
Names:
ID: 0, NAME: SWITCH
{
m ID}:\ 1\,,\ {
m NAME}:\ {
m CLOCK}
ID: 2, NAME: AND
ID: 3, NAME: NAND
ID: 4, NAME: OR
ID: 5, NAME: NOR
ID: 6, NAME: XOR
ID: 7, NAME: DTYPE
ID: 8, NAME: DATA
ID: 9, NAME: CLK
ID: 10, NAME: SET
ID: 11, NAME: CLEAR
ID: 12, NAME: Q
ID: 13, NAME: QBAR
ID: 14, NAME: S1
ID: 15, NAME: S2
ID: 16, NAME: A1
ID: 17, NAME: A2
ID: 18, NAME: I1
ID: 19, NAME: I2
ID: 20, NAME: A3
ID: 21, NAME: A5
ID: 22, NAME: A6
ID: 23, NAME: A7
ID:\ 24\,,\ NAME:\ A8
ID: 25, NAME: jiangxue
ID: 26, NAME: I3
ID: 27, NAME: 14
ID: 28, NAME: O2
ID: 29, NAME: D2
ID: 30, NAME: N2
```

ID: 31, NAME: CLK1

B Logic description language specification

```
file = 'DEVICES', DEV, {',', DEV}, ';', 'CONNECT', CON, {',', CON}, ';',
        'MONITOR', MON, {',', MON}, ';';
DEV = 'CLOCK', DEV_NAME, digit, {digit} |
        'SWITCH', DEV_NAME, ( 1 | 0 ) |
        'SIGGEN', DEV_NAME, ( 1 | 0 ), { 1 | 0 } |
        'AND' | 'NAND' | 'OR' | 'NOR', DEV_NAME, [1], digit |
        'D_TYPE', DEV_NAME |
        'XOR', DEV_NAME;
DEV_NAME = (digit | letter | '_'), {digit | letter | '_'};
         = O_PIN, '=>', I_PIN;
CON
O_PIN
        = DEV_NAME |
            DEV_NAME, '.Q', ['BAR'];
         = DEV_NAME, '.I', [1], digit |
I_PIN
            DEV_NAME, '.', ('DATA'|'CLK'|'SET'|'CLEAR');
MON
         = O_PIN;
letter = "A" | "B" | "C" | "D" | "E" | "F" | "G"
       | "H" | "I" | "J" | "K" | "L" | "M" | "N"
       | "O" | "P" | "Q" | "R" | "S" | "T" | "U"
       | "V" | "W" | "X" | "Y" | "Z" | "a" | "b"
       | "c" | "d" | "e" | "f" | "g" | "h" | "i"
       | "j" | "k" | "l" | "m" | "n" | "o" | "p"
       | "a" | "r" | "s" | "t" | "u" | "v" | "w"
       | "x" | "v" | "z" :
digit = "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" :
```

Note: DEV_NAME can be any combination of letter and number and '_', **other than** "DEVICES", "CONNECT", "MONITOR", "CLOCK", "SWITCH", "AND", "NAND', "OR", "NOR", "D_TYPE", "XOR", "SIGGEN", "I1", "I2" etc.

C User guide

D Description of file system