GF2: Software First Interim Report

Team 7
Z.Wang(zw296)
S.Yuchi(sy334)
Z.Gu(zg245)
May 20, 2017

1 Introduction

The report focuses on the planning of the whole project in terms of task assignments and time planning. The project is divided into a number of tasks including design and implementation, for which the time lines are set in order to allow time for integration and testing by another team number. Additionally the report addresses the design of syntax grammar in EBNF language, which will be adhered to throughout the project. It also describes the identification and handling for both syntax and semantic errors. Two examples of the definition files and corresponding setups are appended.

2 General Approach

It is agreed that the pattern of the grammar syntax must be complied throughout the construction of the project. Since there are a few blocks of the programme which have already been given, it is expected to be modified adequately in order to fit the team's design on scanner and parser wherever necessary. The time allocation is expected to allow time for integration of the programme from each functions and the testing of individual functionality by the other team members.

3 Teamwork planning

3.1 Interface design for scanner and GUI

Designed by the whole team, before Tuesday 23 May.

3.2 Names class implementation

Implementation already finished by Zhiwei. Testing finished by Zhengyang before Tuesday 30 May.

3.3 Scanner class implementation

Implementation finished by Shaowu before Saturday 27 May. Testing finished by Zhiwei before Tuesday 30 May.

3.4 Parser class implementation

Implementation finished by Zhiwei and Zhengyang before Saturday 27 May. Testing finished by Shaowu before Tuesday 30 May.

3.5 GUI class implementation

Implementation finished by Zhiwei and Shaowu before Saturday 27 May. Testing finished by Zhengyang before Tuesday 30 May.

3.6 System integration

Integration and testing by the whole team, before the deadline of the second interim report (Friday 2 June).

3.7 System maintenance

Modification and testing by the whole team, before the deadline of the final report (Thursday 8 June).

4 Syntax in EBNF language

```
file = 'DEVICES', DEV, {',', DEV}, ';', 'CONNECT', CON, {',', CON}, ';',
        'MONITOR', MON, {',', MON}, ';';
DEV = 'CLOCK', DEV_NAME, digit, {digit} |
        'SWITCH', DEV_NAME, ( 1 | 0 ) |
        'AND' | 'NAND' | 'OR' | 'NOR', DEV_NAME, [1], digit |
        'D_TYPE', DEV_NAME |
        'XOR', DEV_NAME;
DEV_NAME = (digit | letter | '_'), {digit | letter | '_'};
CON
         = O_PIN, '=>', I_PIN;
O_{PIN}
         = DEV_NAME |
             DEV_NAME, '.Q', ['BAR'];
         = DEV_NAME, '.I', [1], digit |
I_PIN
             DEV_NAME, '.', ('DATA'|'CLK'|'SET'|'CLEAR');
MON
         = O_PIN | I_PIN;
letter = "A" | "B" | "C" | "D" | "E" | "F" | "G"
       | "H" | "I" | "J" | "K" | "L" | "M" | "N"
       | "O" | "P" | "Q" | "R" | "S" | "T" | "U"
       | "V" | "W" | "X" | "Y" | "Z" | "a" | "b"
       | "c" | "d" | "e" | "f" | "g" | "h" | "i"
       | "i" | "k" | "l" | "m" | "n" | "o" | "p"
       | "q" | "r" | "s" | "t" | "u" | "v" | "w"
       | "x" | "y" | "z" ;
digit = "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" :
```

5 Error report and handling

In general the error detection and report processes are conducted between the scanner and the parser according to the current design. It is designed that for each word the scanner obtains, it is checked with a pre-set data type given by the parser. So if there is a different data type of the current word obtained, then the scanner issues an error. If the data type of the processed word is correct then it is passed on to the parser. If there are any further errors then it will be checked and declared by the parser. When there is an error detected, the parser issues an end-of-line or end-of-paragraph command towards the scanner, enabling the scanner to move to the next command sentence. So the scanner will skip the line where the error occurs. Additionally the scanner will keep a record of the location in the file, so it will output the corresponding location.

6 Syntax error identification and handling

Error Name	Identification	Handling
Input Connected	I_PIN =>I_PIN under CON-	Report, syntax error count + 1, continue
to Input	NECT	parsing, cancel simulation
Input Connected	$I_{PIN} => O_{PIN} \text{ under CON-}$	Report, syntax error count + 1, continue
to Output	NECT	parsing, cancel simulation
Output Connected to Out-	O_PIN =>O_PIN under CON-	Report, syntax error count + 1, continue
put	NECT	parsing, cancel simulation
No Device	Empty DEVICE section	Report, syntax error count + 1, continue
Found		parsing, cancel simulation
No Connection	Empty CONNECT section	Report, syntax error count + 1, continue
Found	Empty Colline I section	parsing, cancel simulation
No Monitor Found	Empty MONITOR section	Report, syntax error count + 1, continue parsing, cancel simulation
Undefined Object	Device used in CONNECT or MONITOR not found in the sym- bol table	Report, syntax error count + 1, continue parsing, cancel simulation
Unexpected To- ken	When the type of token does not match the expected type, e.g. 1. too many parameters after DE-VICE definition; 2. second '=>' found in a CON statement; 3. missing ',' or ';'; essentially anything violates the syntax defined in the previous section	Report, Report Token type expected, syntax error count + 1, continue parsing from next valid statement (jump to the next ',' or ';', whichever is closer), cancel simulation

7 Semantics error identification and handling

Error Name	Identification	Handling
Floating Input	Input of a device is not connected to any output. Check using <i>checknetwork</i> after CONNECT section is parsed	Report, semantic error count +1, continue parsing, cancel simulation
Unused Output	Output of a device is not connected to any input or monitored. Check after MONITOR section is parsed.	Report, semantic warning count +1, continue parsing
Multiple Output Connected to Single Input Pin	Check if an input pin is referred to twice under CONNECT sec- tion after CONNECT section is parsed	Report, semantic error count +1, continue parsing, cancel simulation
$ \begin{array}{ c c }\hline \text{Invalid} & \text{Clock}\\\hline \text{Period} & (\text{T} \leq 0) \\\hline \end{array} $	Check if the period of a clock is positive	Report, semantic error count $+1$, continue parsing, cancel simulation
Invalid Gate Option	Check if the number of input to a gate is an integer between 1 and 16	Report, semantic error count +1, continue parsing, cancel simulation
Invalid Switch Option	Check if a switch is set to any state other than 0 and 1	Report, semantic error count +1, continue parsing, cancel simulation
Name Too Long	Check if name longer than 8 characters	Report, semantic warning count +1, continue parsing, truncate name
Name Conflict	Check if multiple devices declared have the same name (after truncation, if applicable)	Report, semantic error count +1, continue parsing, cancel simulation
Invalid Name	Name has character other than letter, number or underscore	Report, semantic error count $+1$, continue parsing, cancel simulation
Undefined Pin	Check if any pin in CONNECT and MONITOR is not defined for the specific device (e.g. I17 of a NAND gate, QBAR of an AND gate)	Report, semantic error count +1, continue parsing, cancel simulation
Monitor Input Pin	Check all monitored pins are output pins	Report, semantic warning count +1, continue parsing

8 Example definition files

Circuit 1 definition file.

```
// This is a single line comment.
DEVICES AND A 1, // an AND gate called 'A' with one input is declared.
         OR B1,
         XOR C,
         NAND D 3,
         SWITCH S1 1, // a switch S1 is declared and initialised to 1.
         SWITCH S2 1,
         SWITCH S3 1,
         SWITCH S4 1;
CONNECT S1 \Rightarrow A.I1, // switch S1 is connected to the first input of A.
         S2 \implies B.I1,
         S3 \Rightarrow C.I1,
         S4 \implies C.I2,
         A \Rightarrow D.I1,
         B \Rightarrow D.I2,
         C \Rightarrow D.I3;
MONITOR D;
```




Figure 1: Circuit1

Circuit 2 definition file.

```
DEVICES CLOCK L 100, // clock output changes every 100 simulation cycles.
         SWITCH S1 1,
         SWITCH S2 0,
         SWITCH S3 0,
         DTYPE M,
         NOR A 2;
CONNECT S1 \Rightarrow M.SET,
         S2 \implies M.DATA,
         S3 \implies M.CLEAR,
         L \implies M.CLK,
         M.Q \Rightarrow A.I1,
         M.QBAR \Rightarrow A.I2;
MONITOR A,
         QBAR;
/* A and QBAR are being monitored,
this is a multiline comment.*/
```




Figure 2: Circuit1