### A Test definition files

### A.1 Binary adder

2-bit adder

```
//This one is a 2-bit binary adder with combinational logic
DEVICES AND A1 2,
AND A2 2,
XOR X1,
XOR X2,
XOR X3,
SWITCH SO 1,
SWITCH S1 1,
SWITCH S2 1,
SWITCH S3 1;
CONNECT SO => A1.I1,
S2 \Rightarrow A1.I2,
S1 \Rightarrow A2.I1,
S3 \Rightarrow A2.I2,
SO => X1.I1,
S2 \Rightarrow X1.I2,
S1 => X2.I1,
S3 => X2.I2,
A1 => X3.I1,
X2 => X3.I2;
MONITOR X1,
ХЗ,
A2;
```




Figure 1: File 1, Binary adder



Figure 2: Binary Adder Output

# A.2 Vending machine

The control circuit of a vending selling machines at 15p. S1 and S2 corresponds to insertion of 10p and 5p coins. Inserting 2 coins at the same time is not allowed. S3 and S4 sets and resets the flip flops.

//a vending machine where S1 and S2 indicate whether a 10p or 5p are inserted DEVICES SWITCH S1 1, SWITCH S2 1,  $\,$ 

```
SWITCH S3 0,
SWITCH S4 1,
AND A1 2,
AND A2 2,
AND A3 2,
AND A4 2,
AND A5 2,
AND A6 2,
AND A7 2,
AND A8 2,
OR 01 4,
OR 02 3,
D_TYPE D1,
D_TYPE D2,
NAND N2 1,
CLOCK CLK1 5,
AND A9 2;
CONNECT S2 => N2.I1,
S1 => A1.I1,
D1.QBAR => A1.I2,
A1 => 01.I1,
S1 \Rightarrow A2.I1,
D2.QBAR \Rightarrow A2.I2,
A2 => 01.I2,
D1.Q \Rightarrow A3.I1,
D2.QBAR \Rightarrow A3.I2,
A3 => 01.I3,
A3 => A8.I1,
D1.QBAR \Rightarrow A4.I1,
D2.Q \Rightarrow A4.I2
A4 \Rightarrow A6.I2,
A4 \Rightarrow A7.I1,
S2 => A5.I1,
D2.QBAR \Rightarrow A5.I2,
A5 => 02.13,
S2 => A6.I1,
A6 => 01.I4,
N2 => A7.I2,
A7 => 02.I1,
S1 => A8.I2,
A8 => 02.12,
O1 => D1.DATA,
02 \Rightarrow D2.DATA
CLK1 => D1.CLK,
CLK1 => D2.CLK,
D1.Q \Rightarrow A9.I1,
D2.Q \Rightarrow A9.I2,
```

```
S3 => D1.SET,
S3 => D2.SET,
S4 => D1.CLEAR,
S4 => D2.CLEAR;
MONITOR A9,
D1.Q,
D2.Q;
```




Figure 3: File 2, Vending Machine




Figure 4: Vending Machine Output

#### A.3 Incorrect test definition file

```
//a faulty vending machine where S1 and S2 indicate whether a 10p or 5p are inserted
DEVICES SWITCH S1 1,
SWITCH S2 1,
SWITCH SWITCH 1, //Unexpected Token: SWITCH cannot be device name
SWITCH S4 3, //Semantic Error: Invalid switch
AND A1, //Unexpected Token: Number of inputs not defined
AND A2 2,
AND A3 2,
AND A4 22, //Semantic Error: Invalid gate
AND A5 2,
AND A6 2,
AND A7 2,
AND A8 2,
OR jiangxueaihaozhe 4, //Warning: Name too long
OR 02 3,
D_TYPE 02, //Warning: Name conflict
D_TYPE D2,
NAND N2 1,
CLOCK CLK1 5,
AND u2he*2w 2; //Unexpected Token: Device name cannot contain *
CONNECT S2 => N2.I1,
S1 \Rightarrow A1.I1,
D1.QBAR => A1.I2,
A1 => 01.I1,
S1 \Rightarrow A2.I1,
D2.QBAR => A2.I2,
A2 => 01.I2,
D1.Q \Rightarrow A3.I1,
D2.QBAR \Rightarrow A3.I2,
A3.I2 => D1.Q, //Syntax Error: Not Output & Not Input
A3 => 01.I3,
A3 => A8.I1,
A3.I1 => A4.I2, //Syntax Error: Not Output
D1.QBAR => A4.I1,
D2.Q \Rightarrow A4.I2,
A4 => A6.I2,
A4 \Rightarrow A7.I1,
S2 => A5.I1,
D2.QBAR => A5.I2,
A4 => A5.I3, //Semantic Error: Undefined pin
A5 => 02.13,
S2 => A6.I1,
A6 => 01.I4,
N2 => A7.I2,
A7 => 02.I1,
```

```
S1 => A8.I2,
A8 => 02.12,
O1 \Rightarrow D1.DATA
02 \Rightarrow D2.DATA,
CLK1 => D1.CLK,
CLK1 => D2.CLK //Unexpected Token: Missing a stop symbol
D1.Q \Rightarrow A9.I1,
D2.Q => A9.I2,
S3 => D1.SET,
S3 \Rightarrow D2.SET,
S4 => D1.CLEAR,
D1.QBAR => D2.Q, //Syntax Error: Not Input
S4 \Rightarrow D2.CLEAR;
// Semantic Error: Floating Input
MONITOR A9,
D1.Q,
D3.Q, //Semantic Error: Undefined device
D2.Q;
Expect Name Symbol
***Unxpected Token
SWITCH SWITCH 1,
***Error: Invalid Switch
SWITCH S4 3,
Expect a Number
***Unxpected Token
AND A1,
***Error: Invalid Gate
AND A4 22,
***Warning: Name Too Long
OR jiangxueaihaozhe 4,
***Warning: Name Conflict
D_TYPE 02,
Expect Name Symbol
***Unxpected Token
AND u2he*2w 2;
***Error: Undefined Device
S1 => A1.I1,
***Error: Undefined Device
```

```
D1.QBAR => A1.I2,
***Error: Undefined Device
D1.QBAR => A1.I2,
***Error: Undefined Device
A1 => 01.I1,
***Error: Undefined Device
A1 => 01.I1,
***Error: Undefined Device
A2 => 01.I2,
***Error: Undefined Device
D1.Q \Rightarrow A3.I1,
***Error: Not an Output Pin
A3.I2 \Rightarrow D1.Q
***Error: Undefined Device
A3.I2 => D1.Q,
***Error: Undefined Device
A3 => 01.I3,
***Error: Not an Output Pin
A3.I1 => A4.I2,
***Error: Undefined Device
A3.I1 => A4.I2,
***Error: Undefined Device
D1.QBAR \Rightarrow A4.I1,
***Error: Undefined Device
D1.QBAR => A4.I1,
***Error: Undefined Device
D2.Q \Rightarrow A4.I2,
***Error: Undefined Device
A4 => A6.12,
***Error: Undefined Device
A4 \Rightarrow A7.I1,
```

```
***Error: Undefined Device
A4 => A5.I3,
***Error: Undefined Pin
A5 => 02.13,
***Error: Undefined Device
A6 => 01.I4,
***Error: Undefined Pin
A7 => 02.I1,
***Error: Undefined Pin
A8 => 02.12,
***Error: Undefined Device
O1 \Rightarrow D1.DATA,
***Error: Undefined Device
O1 \Rightarrow D1.DATA,
***Error: Undefined Pin
02 \Rightarrow D2.DATA
***Error: Undefined Device
CLK1 => D1.CLK,
Expect Stop Symbol
***Unxpected Token
D1.Q => A9.I1,
***Error: Undefined Device
D2.Q \Rightarrow A9.I2
***Error: Undefined Device
S3 => D1.SET,
***Error: Undefined Device
S3 => D1.SET,
***Error: Undefined Device
S3 \Rightarrow D2.SET,
***Error: Undefined Device
S4 => D1.CLEAR,
```

\*\*\*Error: Undefined Device

```
S4 => D1.CLEAR,
***Error: Undefined Device
D1.QBAR \Rightarrow D2.Q,
***Error: Not an Input Pin
D1.QBAR => D2.Q,
***Error: Undefined Device
S4 => D2.CLEAR;
Unconnected Input : D2.CLEAR
Unconnected Input : D2.SET
Unconnected Input: D2.DATA
Unconnected Input: 02.CLEAR
Unconnected Input: 02.SET
Unconnected Input: 02.CLK
Unconnected Input: 02.DATA
Unconnected Input: 02.I3
Unconnected Input: 02.I2
Unconnected Input: 02.I1
Unconnected Input : jiangxue. I4
Unconnected Input : jiangxue.I3
Unconnected Input : jiangxue.I2
Unconnected Input : jiangxue.I1
Unconnected Input: A7.I1
Unconnected Input: A6.I2
Unconnected Input: A3.I1
***Error: Floating Input
MONITOR A9,
***Error: Undefined Device
MONITOR A9,
***Error: Undefined Device
D1.Q,
***Error: Undefined Device
D3.Q,
Total Syntax Error Count: 7
Total Semantics Error Count: 38
Total Warning Count: 2
```

#### A.4 Test 104

Combination of Logic gates, which can be reduced to the logic expression,  $Z = \bar{B}\bar{F} + \bar{D} + \bar{E}(\bar{A} + \bar{B})$ 

```
DEVICES SWITCH S1 1,
SWITCH S2 1,
SWITCH S3 1,
SWITCH S4 1,
SWITCH S5 1,
SWITCH S6 1,
NAND A1 2,
NAND A2 2,
NAND A3 2,
NAND A4 2,
NAND A5 2,
NAND A6 3,
NAND A7 3,
NAND A8 3,
NOR N1 1,
NOR N2 1,
NOR N3 1;
CONNECT S1 => A1.I1,
S2 \Rightarrow A1.I2,
A1 \Rightarrow A7.I2,
A1 => A5.I1,
S1 => N1.I1,
N1 \Rightarrow A3.I1,
S3 => A3.I2,
A3 => A5.I2,
A3 => A6.I2,
S5 \Rightarrow A2.I1,
S6 \Rightarrow A2.I2,
A2 \Rightarrow A4.I1,
S2 \Rightarrow N2.I1,
N2 \Rightarrow A4.I2,
A4 => A8.I3,
S5 => N3.I1,
N3 \Rightarrow A7.I1,
A5 => A6.I1,
S4 \Rightarrow A6.I3,
S4 \Rightarrow A8.I2,
A6 => A7.I3,
A7 => A8.I1;
MONITOR A8;
```




Figure 5: File 3

```
Monitored Outputs:
29
Not Monitored Outputs:
-29
-28
14
15
16
17
20
21
22
23
24
25
28
30
31
Switches:
14
15
```

#### Names:

ID: 0, NAME: SWITCH ID: 1, NAME: CLOCK

```
ID: 2, NAME: AND
```

- ID: 3, NAME: NAND
- ID: 4, NAME: OR
- ID: 5, NAME: NOR
- ID: 6, NAME: XOR
- ID: 7, NAME: DTYPE
- ID: 8, NAME: DATA
- ID: 9, NAME: CLK
- ID: 10, NAME: SET
- ID: 11, NAME: CLEAR
- ID: 12, NAME: Q
- ID: 13, NAME: QBAR
- ID: 14, NAME: S1
- ID: 15, NAME: S2
- ID: 16, NAME: A1
- ID: 17, NAME: A2
- ID: 18, NAME: I1
- ID: 19, NAME: I2
- ID: 20, NAME: A3
- ID: 21, NAME: A5
- ID: 22, NAME: A6
- TD OO NAME AT
- ID: 23, NAME: A7
- ID: 24, NAME: A8
- ID: 25, NAME: jiangxue
- ID: 26, NAME: I3
- ID: 27, NAME: I4
- ID: 28, NAME: 02
- ID: 29, NAME: D2
- ID: 30, NAME: N2
- ID: 31, NAME: CLK1

### A.5 Test 107

3-bit adder

DEVICES AND A1 2,

XOR X1,

XOR X2,

XOR X3,

D\_TYPE D1,

D\_TYPE D2,

D\_TYPE D3,

CLOCK CLK1 5,

SWITCH I 1,

SWITCH Reset 0,

SWITCH Set 0;

```
CONNECT I => X1.I2,
D1.Q => X1.I1,
CLK1 => D1.CLK,
X1 => D1.DATA,
D1.Q => A1.I1,
D1.Q \Rightarrow X2.I2,
D2.Q \Rightarrow X2.I1,
X2 => D2.DATA,
CLK1 => D2.CLK,
D2.Q \Rightarrow A1.I2,
A1 => X3.I1,
D3.Q \Rightarrow X3.I2,
X3 => D3.DATA,
CLK1 => D3.CLK,
Reset => D1.CLEAR,
Reset => D2.CLEAR,
Reset => D3.CLEAR,
Set => D1.SET,
Set => D2.SET,
Set => D3.SET;
MONITOR D3.Q;
```




Figure 6: File 4




Figure 7: 3 Bit Counter Output

## B Logic description language specification

```
file = 'DEVICES', DEV, {',', DEV}, ';', 'CONNECT', CON, {',', CON}, ';',
        'MONITOR', MON, {',', MON}, ';';
DEV = 'CLOCK', DEV_NAME, digit, {digit} |
        'SWITCH', DEV_NAME, ( 1 | 0 ) |
        'SIGGEN', DEV_NAME, ( 1 | 0 ), { 1 | 0 } |
        'AND' | 'NAND' | 'OR' | 'NOR', DEV_NAME, [1], digit |
        'D_TYPE', DEV_NAME |
        'XOR', DEV_NAME;
DEV_NAME = (digit | letter | '_'), {digit | letter | '_'};
         = O_PIN, '=>', I_PIN;
CON
O_PIN
        = DEV_NAME |
            DEV_NAME, '.Q', ['BAR'];
         = DEV_NAME, '.I', [1], digit |
I_PIN
            DEV_NAME, '.', ('DATA'|'CLK'|'SET'|'CLEAR');
MON
         = O_PIN;
letter = "A" | "B" | "C" | "D" | "E" | "F" | "G"
       | "H" | "I" | "J" | "K" | "L" | "M" | "N"
       | "O" | "P" | "Q" | "R" | "S" | "T" | "U"
       | "V" | "W" | "X" | "Y" | "Z" | "a" | "b"
       | "c" | "d" | "e" | "f" | "g" | "h" | "i"
       | "j" | "k" | "l" | "m" | "n" | "o" | "p"
       | "a" | "r" | "s" | "t" | "u" | "v" | "w"
       | "x" | "v" | "z" :
digit = "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9" :
```

Note: DEV\_NAME can be any combination of letter and number and '\_', **other than** "DEVICES", "CONNECT", "MONITOR", "CLOCK", "SWITCH", "AND", "NAND', "OR", "NOR", "D\_TYPE", "XOR", "SIGGEN", "I1", "I2" etc.

## C User guide

## D Description of file system

Under the Test directory Test 1 - Test 16 are designed to test the scanner-parser subsystem, which includes reading in different types of characters to test whether the scanner can read the words and lines correctly without any bugs. Also they test how the subsystem will be handling errors in the definition files. These tests are used in the early testing stage when the scanner and parser are initially merged. Test 101 - Test 107 are test definition files designed to demonstrate functionality of the whole programme. They can be opened in the graphical user interface for testing and illustrate how the logic simulator works. The test definition files are written in such a standard that most of the functionalities designed are shown throughout these definition files. Also it also contains a file with errors to demonstrate how the error reporting works and how to fix a definition file in case there are errors. In the main directory scanner.cc It is the major cpp file for the scanner part. It performs the reading and processing of the definition files and into words. It interacts with the parser.cc to receive and send symbols of data types. It also reports error, scanner it is the header file for the scanner. It contains all the public and private function definitions and is included in other parts of the programme.