











DRV5053-Q1

SLIS154A - DECEMBER 2014-REVISED DECEMBER 2015

DRV5053-Q1 Automotive Analog-Bipolar Hall Effect Sensor

Features

- Linear Output Hall Sensor
- AEC-Q100 Qualified for Automotive Applications
 - Grade 1: T_A = -40 to 125°C (Q, see Figure 17)
 - Grade 0: T_A = -40 to 150°C (E, see Figure 17)
- Superior Temperature Stability
 - Sensitivity ±10% Over Temperature
- **High Sensitivity Options:**
 - 11 mV/mT (OA, See Figure 17)
 - -23 mV/mT (PA)
 - 45 mV/mT (RA)
 - 90 mV/mT (VA)
 - +23 mV/mT (CA)
 - +45 mV/mT (EA)
- Supports a Wide Voltage Range
 - 2.7 to 38 V
 - No External Regulator Required
- **Amplified Output Stage**
 - 2.3-mA Sink, 300 µA Source
- Output Voltage: 0.2 ~ 1.8 V
 - B = 0 mT, OUT = 1 V
- Fast Power-On: 35 µs
- Small Package and Footprint
 - Surface Mount 3-Pin SOT-23 (DBZ)
 - 2.92 mm × 2.37 mm
 - Through-Hole 3-Pin TO-92 (LPG)
 - $-4.00 \text{ mm} \times 3.15 \text{ mm}$

Protection Features

- Reverse Supply Protection (up to -22 V)
- Supports up to 40-V Load Dump
- **Output Short-Circuit Protection**
- **Output Current Limitation**
- **OUT Short to Battery Protection**

2 Applications

- Flow Meters
- **Docking Adjustment**
- Vibration Correction
- **Damper Controls**

3 Description

The DRV5053-Q1 device is a chopper-stabilized Hall IC that offers a magnetic sensing solution with superior sensitivity stability over temperature and integrated protection features.

The 0- to 2-V analog output responds linearly to the applied magnetic flux density, and distinguishes the polarity of magnetic field direction. A wide operating voltage range from 2.7 to 38 V with reverse polarity protection up to -22 V makes the device suitable for wide range of automotive and applications.


Internal protection functions are provided for reverse supply conditions, load dump, and output short circuit or overcurrent.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV5053-Q1	SOT-23 (3)	2.92 mm × 1.30 mm
	TO-92 (3)	4.00 mm × 3.15 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Output State



Device Packages






Table of Contents

1	Features	1		7.1 Overview	8
2	Applications	1		7.2 Functional Block Diagram	8
3	Description			7.3 Feature Description	9
4	Revision History			7.4 Device Functional Modes	11
5	Pin Configuration and Functions		8	Application and Implementation	12
5 6	Specifications			8.1 Application Information	12
U	6.1 Absolute Maximum Ratings			8.2 Typical Applications	12
	6.2 ESD Ratings		9	Power Supply Recommendations	14
	6.3 Recommended Operating Conditions		10	Device and Documentation Support	15
	6.4 Thermal Information			10.1 Device Support	15
	6.5 Electrical Characteristics			10.2 Community Resources	16
	6.6 Switching Characteristics			10.3 Trademarks	16
	6.7 Magnetic Characteristics			10.4 Electrostatic Discharge Caution	16
	6.8 Typical Characteristics			10.5 Glossary	16
7	Detailed Description		11	Mechanical, Packaging, and Orderable Information	16

4 Revision History


CI	hanges from Original (December 2014) to Revision A	Page
•	Corrected body size of SOT-23 package and SIP package name to TO-92	
•	Added B _{MAX} to Absolute Maximum Ratings	4
•	Removed table notes regarding testing for the operating junction temperature in Absolute Maximum Ratings	
•	Updated the typical value for B _N and V _N for each version	!
•	Updated Figure 6	
•	Updated the Functional Block Diagram	
•	Updated Output Stage	1º
•	Updated package tape and reel options for M and blank	1
•	Added Community Resources	16


Product Folder Links: DRV5053-Q1



5 Pin Configuration and Functions

For additional configuration information, see *Device Markings* and *Mechanical, Packaging, and Orderable Information*.





Pin Functions

	PIN TYPE DESCRIPTION		DESCRIPTION		
NAME			ITPE	DESCRIPTION	
GND	3	2	GND	Ground pin	
V _{CC}	1	1	Power	2.7 to 38 V power supply. Bypass this pin to the GND pin with a 0.01- μ F (minimum) ceramic capacitor rated for V _{CC} .	
OUT	2	3	Output	Hall sensor analog output. 1 V output corresponds to B = 0 mT	

Copyright © 2014–2015, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	V _{CC}	-22 ⁽²⁾	40	V
Power supply voltage	Voltage ramp rate (V _{CC}), V _{CC} < 5 V	Unlin	Unlimited	
	Voltage ramp rate (V _{CC}), V _{CC} > 5 V	0	2	V/µs
Output pin voltage			2.5	V
Output pin reverse current during reverse supply condition			-20	mA
Magnetic flux density, B _{MAX}		Unlin	nited	
Operating junction temperature T	Q, see Figure 17	-40	150	°C
Operating junction temperature, T _J	E, see Figure 17	-40	175	C
Storage temperature, T _{stg}			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Ensured by design. Only tested to -20 V.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2500	\/
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Power supply voltage		2.7	38	V
V _{OUT}	Output pin voltage (OUT)			2	V
I _{SOURCE}	Output pin current source (OUT)				μΑ
I _{SINK}	Output pin current sink (OUT)			2.3	mA
_	Operating ambient temperature	Q, see Figure 17	-40	125	°C
T _A		E, see Figure 17	-40	150	°C

6.4 Thermal Information

		DRV5	DRV5053-Q1			
	THERMAL METRIC ⁽¹⁾	DBZ (SOT-23)	LPG (TO-92)	UNIT		
		3 PINS	3 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	333.2	180	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.9	98.6	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	°C/W		
ΨЈТ	Junction-to-top characterization parameter	4.9	40	°C/W		
ΨЈВ	Junction-to-board characterization parameter	65.2	154.9	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: DRV5053-Q1

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	LIES (V _{CC})					
V _{CC}	V _{CC} operating voltage		2.7		38	V
	Operating supply current	V _{CC} = 2.7 to 38 V, T _A = 25°C		2.7		A
I _{CC}		$V_{CC} = 2.7 \text{ to } 38 \text{ V}, T_A = T_{A, MAX}^{(1)}$		3	3.6	mA
t _{on}	Power-on time			35	50	μs
PROTECTION	CIRCUITS					
V _{CCR}	Reverse supply voltage		-22			V
I _{OCP,SOURCE}	Overcurrent protection level	Sourcing current		300		μA
I _{OCP,SINK}	Overcurrent protection level	Sinking current		2.3		mA

⁽¹⁾ T_{A, MAX} is 125°C for Q Grade 1 devices and 150°C for E Grade 0 devices (see Figure 17)

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
ANALOG OUTPUT (OUT)									
t _d	Output delay time		T _A = 25°C		13	25	μs		

6.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT ⁽¹⁾
VQ	Quiescent output	B = 0 mT	0.9	1.02	1.15	V
f_{BW}	Bandwidth ⁽²⁾		20			kHz
B _N	Input-referred noise (3)	C _{OUT} = 50 pF	0.40	0.49	0.79	mT_{pp}
Le	Linearity ⁽⁴⁾	-B _{SAT} < B < B _{SAT}		1%		
V _{OUT MIN}	Output saturation voltage (min)	B < -B _{SAT}			0.2	V
V _{OUT MAX}	Output saturation voltage (max)	B > B _{SAT}	1.8			V
DRV5053C)A: –11 mV/mT					
S	Sensitivity	V _{CC} = 3.3 V	-17.5	-11	- 5	mV/mT
V _N	Output-referred noise	$V_{CC} = 3.3 \text{ V; } R_{OUT} = 10 \text{ k}\Omega;$ $C_{OUT} = 50 \text{ pF}$		5		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		73		mT
	PA: –23 mV/mT					
S	Sensitivity	V _{CC} = 3.3 V	-35	-23	-10	mV/mT
V _N	Output-referred noise	$V_{CC} = 3.3 \text{ V; } R_{OUT} = 10 \text{ k}\Omega;$ $C_{OUT} = 50 \text{ pF}$		11		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		35		mT

^{(1) 1} mT = 10 Gauss

Product Folder Links: DRV5053-Q1

⁽²⁾ Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.

⁽³⁾ Not tested in production; limits are based on characterization data.

⁽⁴⁾ Linearity describes the change in sensitivity across the B-range. The sensitivity near B_{SAT} is typically within 1% of the sensitivity near B = 0.



Magnetic Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT ⁽¹⁾
DRV505	53RA: –45 mV/mT		,		1	
S	Sensitivity	V _{CC} = 3.3 V	-70	-45	-20	mV/mT
V _N	Output-referred noise	V_{CC} = 3.3 V; R_{OUT} = 10 k Ω ; C_{OUT} = 50 pF		22		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		18		mT
DRV505	53VA: –90 mV/mT					
S	Sensitivity	V _{CC} = 3.3 V	-140	-90	-45	mV/mT
V _N	Output-referred noise	V_{CC} = 3.3 V; R_{OUT} = 10 k Ω ; C_{OUT} = 50 pF		44		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		9		mΤ
DRV505	53CA: 23 mV/mT					
S	Sensitivity	V _{CC} = 3.3 V	10	23	35	mV/mT
V _N	Output-referred noise	V_{CC} = 3.3 V; R_{OUT} = 10 k Ω ; C_{OUT} = 50 pF		11		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		35		mΤ
	53EA: 45 mV/mT	•	•		•	
S	Sensitivity	V _{CC} = 3.3 V	20	45	70	mV/mT
V _N	Output-referred noise	$V_{CC} = 3.3 \text{ V}; R_{OUT} = 10 \text{ k}\Omega;$ $C_{OUT} = 50 \text{ pF}$		22		mV_{pp}
B _{SAT}	Input saturation field	V _{CC} = 3.3 V		18		mT


Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



6.8 Typical Characteristics

T_A > 125°C data is valid for Grade 0 devices only (E, see Figure 17)





7 Detailed Description

7.1 Overview

The DRV5053-Q1 device is a chopper-stabilized Hall sensor with an analog output for magnetic sensing applications. The DRV5053-Q1 device can be powered with a supply voltage between 2.7 and 38 V, and will survive -22 V reverse battery conditions continuously. Note that the DRV5053-Q1 device will not be operating when approximately -22 to 2.4 V is applied to V_{CC} (with respect to GND). In addition, the device can withstand supply voltages up to 40 V for transient durations.


The output voltage is dependent on the magnetic field perpendicular to the package. The absence of a magnetic field will result in OUT = 1 V. A magnetic field will cause the output voltage to change linearly with the magnetic field.

The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic field. A north pole near the marked side of the package is a negative magnetic field.

For devices with a negative sensitivity (that is, DRV5053RA: -40 mV/mT), a south pole will cause the output voltage to drop below 1 V, and a north pole will cause the output to rise above 1 V.

For devices with a positive sensitivity (that is, DRV5053EA: +40 mV/mT), a south pole will cause the output voltage to rise above 1 V, and a north pole will cause the output to drop below 1 V.

7.2 Functional Block Diagram



Product Folder Links: DRV5053-Q1



7.3 Feature Description

7.3.1 Field Direction Definition

A positive magnetic field is defined as a south pole near the marked side of the package as shown in Figure 7.




Figure 7. Field Direction Definition

7.3.2 Device Output

The DRV5053-Q1 device output is defined below for negative sensitivity (that is, -45 mV/mT, RA) and positive sensitivity (that is, +45 mV/mT, EA):




Figure 8. DRV5053-Q1 - Negative Sensitivity




Figure 9. DRV5053-Q1 – Positive Sensitivity

Copyright © 2014–2015, Texas Instruments Incorporated



Feature Description (continued)

7.3.3 Power-On Time

After applying V_{CC} to the DRV5053-Q1 device, t_{on} must elapse before OUT is valid. Figure 10 shows Case 1 and Figure 11 shows case 2; the output is defined assuming a negative sensitivity device and a constant magnetic field $-B_{SAT} < B < B_{SAT}$.




Figure 10. Case 1: Power On When B < 0, North




Figure 11. Case 2: Power On When B > 0, South



Feature Description (continued)

7.3.4 Output Stage

The DRV5053-Q1 output stage is capable of up to 300- μ A of current source or 2.3-mA sink. For proper operation, ensure that equivalent output load R_{OUT} > 10 k Ω .

The capacitive load directly present on the OUT pin should be less than 10 nF to ensure the internal operational amplifier is stable. If an external RC filter is added to reduce noise, it is acceptable to use a resistor \geq 200 Ω with a capacitor \leq 0.1 μ F. For an application example, see *Filtered Typical Application*.

7.3.5 Protection Circuits

An analog current limit circuit limits the current through the output driver. The driver current will be clamped to I_{OCP}

7.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to I_{OCP} . During this clamping, the $r_{DS(on)}$ of the output FET is increased from the nominal value.

7.3.5.2 Load Dump Protection

The DRV5053-Q1 device operates at DC V_{CC} conditions up to 38 V nominally, and can additionally withstand $V_{CC} = 40$ V. No current-limiting series resistor is required for this protection.

7.3.5.3 Reverse Supply Protection

The DRV5053-Q1 device is protected in the event that the V_{CC} pin and the GND pin are reversed (up to -22 V).

NOTE

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the *Absolute Maximum Ratings*.

Table 1.

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	I _{SINK} ≥ I _{OCP}	Operating	Output current is clamped to I _{OCP}	I _O < I _{OCP}
Load Dump	Load Dump 38 V < V _{CC} < 40 V		Device will operate for a transient duration	V _{CC} ≤ 38 V
Reverse Supply	Reverse Supply -22 V < V _{CC} < 0 V		Device will survive this condition	V _{CC} ≥ 2.7 V

7.4 Device Functional Modes

The DRV5053-Q1 device is active only when V_{CC} is between 2.7 and 38 V.

When a reverse supply condition exists, the device is inactive.

Copyright © 2014–2015, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV5053-Q1 device is used in magnetic-field sensing applications.

8.2 Typical Applications

8.2.1 Typical Application With No Filter




Figure 12. Typical Application Schematic - No Filter

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	f_{BW}	15 kHz

8.2.1.2 Detailed Design Procedure

The DRV5053-Q1 has internal filtering that limits the bandwidth to at least 20 kHz. For this application no external components are required other than the C1 bypass capacitor, which is 0.01 μ F minimum. If the analog output OUT is tied to a microcontroller ADC input, the equivalent load must be R > 10 k Ω and C < 10 nF.

Table 3. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V _{CC}	GND	A 0.01-μF (minimum) ceramic capacitor rated for V _{CC}

Product Folder Links: DRV5053-Q1



8.2.1.3 Application Curve




Figure 13. 10-kHz Switching Magnetic Field

8.2.2 Filtered Typical Application

For lower noise on the analog output OUT, additional RC filtering can be added to further reduce the bandwidth.




Figure 14. Filtered Typical Application Schematic

8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 4 as the input parameters.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	f_{BW}	5 kHz

Copyright © 2014–2015, Texas Instruments Incorporated



8.2.2.2 Detailed Design Procedure

In this example we will add an external RC filter in order to reduce the output bandwidth.

In order to preserve the signal at the frequencies of interest, we will conservatively select a low-pass filter bandwidth (-3-dB point) at twice the system bandwidth (10 kHz).

$$10 \text{ kHz} < \frac{1}{2\pi \times R_1 \times C_2} \tag{1}$$

If we guess R1 = 10 k Ω , then C2 < 1590 pF. So we select C2 = 1500 pF.


8.2.2.2.1 Typical Noise Versus Cutoff Frequency

RC filters are an effective way to reduce the noise present on OUT. The following shows typical noise measurements for different cutoff frequencies using the DRV5053VA.

 $R(\Omega)$ C (µF) f_{CUTOFF} (kHz) NOISE (mVpp) 163 0.1 9.8 30.4 349 0.1 4.6 22.8 15.2 750 0.1 2.1 1505 0.1 1.1 9.7 3322 0.1 0.5 5.3 7510 0.1 0.2 2.5

Table 5. DRV5053VA Typical Noise Data

8.2.2.3 Application Curves



9 Power Supply Recommendations

The DRV5053-Q1 device is designed to operate from an input voltage supply (VM) range between 2.7 and 38 V. A 0.01- μ F (minimum) ceramic capacitor rated for V_{CC} must be placed as close to the DRV5053-Q1 device as possible.

Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



10 Device and Documentation Support

10.1 Device Support

10.1.1 Device Nomenclature

Figure 17 shows a legend for reading the complete device name for the DRV5053-Q1 device.




Figure 17. Device Nomenclature

10.1.2 Device Markings




Figure 18. SOT-23 (DBZ) Package

Figure 19. TO-92 (LPG) Package

indicates the Hall effect sensor (not to scale). The Hall element is located in the center of the package with a tolerance of ±100 μm. The height of the Hall element from the bottom of the package is 0.7 mm ±50 μm in the DBZ package and 0.987 mm ±50 μm in the LPG package.

Product Folder Links: DRV5053-Q1



10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV5053-Q1





26-May-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DRV5053CAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 150	+AJCA	Samples
DRV5053CAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 150		+AJCA	Samples
DRV5053CAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJCA	Samples
DRV5053CAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJCA	Samples
DRV5053CAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKCA	Samples
DRV5053CAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKCA	Samples
DRV5053CAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKCA	Samples
DRV5053CAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKCA	Samples
DRV5053EAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJEA	Samples
DRV5053EAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJEA	Samples
DRV5053EAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJEA	Samples
DRV5053EAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJEA	Samples
DRV5053EAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AKEA	Samples
DRV5053EAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AKEA	Samples
DRV5053EAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AKEA	Samples
DRV5053EAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKEA	Samples
DRV5053OAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJOA	Samples



26-May-2015

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
DRV5053OAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJOA	Sample
DRV5053OAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJOA	Sample
DRV5053OAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJOA	Sample
DRV5053OAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKOA	Sampl
DRV5053OAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKOA	Sampl
DRV5053OAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKOA	Sampl
DRV5053OAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKOA	Sampl
DRV5053PAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJPA	Sampl
DRV5053PAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJPA	Sampl
DRV5053PAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJPA	Sampl
DRV5053PAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJPA	Sampl
DRV5053PAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKPA	Sampl
DRV5053PAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKPA	Sampl
DRV5053PAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKPA	Sampl
DRV5053PAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKPA	Samp
DRV5053RAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJRA	Samp
DRV5053RAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJRA	Samp
DRV5053RAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJRA	Samp





26-May-2015

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV5053RAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJRA	Sample
DRV5053RAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 125		+AKRA	Sample
DRV5053RAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKRA	Sample
DRV5053RAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKRA	Sample
DRV5053RAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type		+AKRA	Sample
DRV5053VAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJVA	Sample
DRV5053VAEDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	+AJVA	Sampl
DRV5053VAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJVA	Sampl
DRV5053VAELPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 150	+AJVA	Sampl
DRV5053VAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKVA	Sampl
DRV5053VAQDBZTQ1	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	+AKVA	Sampl
DRV5053VAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKVA	Sampl
DRV5053VAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+AKVA	Sampl

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

26-May-2015

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV5053-Q1:

Catalog: DRV5053

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5053CAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053CAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053CAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053CAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053RAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053RAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5053RAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053RAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAEDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAEDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAQDBZTQ1	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5053CAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053CAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053CAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053CAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053EAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053EAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053EAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053EAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053OAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053OAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053OAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0



PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5053OAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053PAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053PAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053PAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053PAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053RAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053RAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053RAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053RAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053VAEDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053VAEDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053VAQDBZRQ1	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053VAQDBZTQ1	SOT-23	DBZ	3	250	202.0	201.0	28.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





TRANSISTOR OUTLINE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.



TRANSISTOR OUTLINE



TRANSISTOR OUTLINE



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.