An Example: MIPS

From the Harris/Weste book
Based on the MIPS-like processor from
the Hennessy/Patterson book

MIPS Architecture

- Example: subset of MIPS processor architecture
 - Drawn from Patterson & Hennessy
- MIPS is a 32-bit architecture with 32 registers
 - Consider 8-bit subset using 8-bit datapath
 - Only implement 8 registers (\$0 \$7)
 - \$0 hardwired to 00000000
 - 8-bit program counter

	Insi	truction S	et		
Table 1.7 MIPS in	nstruction set (subset supported)			
Instruction	Function		Encoding	ор	funct
add \$1, \$2, \$3	addition:	\$1 → \$2 + \$3	R	000000	100000
sub \$1, \$2, \$3	subtraction:	\$1 → \$2 – \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and:	\$1 → \$2 and \$3	R	000000	100100
or \$1, \$2, \$3	bitwise or:	\$1 → \$2 or \$3	R	000000	10010
slt \$1, \$2, \$3	set less than:	$$1 \rightarrow 1 \text{ if } $2 < 3 $$1 \rightarrow 0 \text{ otherwise}$	R	000000	101010
addi \$1, \$2,	add immediate:	\$1→ \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal:	PC → PC + imm ^a	I	000100	n/a
j destination	jump:	PC destination ^a	J	000010	n/a
lb \$1, imm(\$2)	load byte:	\$1 → mem[\$2 + imm]	I	100000	n/a
sb \$1, imm(\$2)	store byte:	mem[\$2 + imm] → \$1	ı	110000	n/a

Instruction Set add \$1, \$2, \$3 addition: \$1 → \$2 + \$3 R 000000 100000 \$1 → \$2 - \$3 R 000000 100010 sub \$1, \$2, \$3 subtraction: \$1 → \$2 and \$3 R 000000 100100 and \$1, \$2, \$3 bitwise and: \$1 → \$2 or \$3 R 000000 100101 or \$1, \$2, \$3 bitwise or: \$1 → 1 if \$2 < \$3 R slt \$1, \$2, \$3 000000 101010 set less than: $$1 \rightarrow 0$ otherwise addi \$1, \$2, add immediate: \$1→\$2 + imm 001000 n/a beq \$1, \$2, imm branchifequal: $PC \rightarrow PC + imm^a$ 000100 n/a 000010 j destination n/a jump: PC_destination^a lb \$1, imm(\$2) load byte: \$1 → mem[\$2 + imm] 100000 n/a store byte: sb \$1, imm(\$2) mem[\$2 + imm] → \$1 110000 n/a What's missing from this instruction set?

Instruction Set

Table 1.7 MIPS in	nstruction set (s	subset supported)			
Instruction	Function		Encoding	ор	funct
add \$1, \$2, \$3	addition:	\$1 → \$2 + \$3	R	000000	100000
sub \$1, \$2, \$3	subtraction:	\$1 → \$2 – \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and:	\$1 → \$2 and \$3	R	000000	100100
or \$1, \$2, \$3	bitwise or:	\$1 → \$2 or \$3	R	000000	100101
slt \$1, \$2, \$3	set less than:	\$1 → 1 if \$2 < \$3 \$1 → 0 otherwise	R	000000	101010
addi \$1, \$2,	add immediate:	\$1→ \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal:	PC → PC + imm ^a	I	000100	n/a
j destination	jump:	PC_destination ^a	J	000010	n/a
lb \$1, imm(\$2)	load byte:	\$1 → mem[\$2 + imm]	I	100000	n/a
sb \$1, imm(\$2)	store byte:	mem[\$2 + imm] → \$1	I	110000	n/a

What's missing from this instruction set? Lots of things!

One in particular: Support for subroutine calls... (JAL, STPC, etc.)

Instruction Encoding

- 32-bit instruction encoding (still 8-bit data)
 - Requires four cycles to fetch on 8-bit datapath

forma	at example	encoding					
		6	5	5	5	5	6
R	add \$rd, \$ra, \$rb	0	ra	rb	rd	0	funct
		6	5	5		16	
1	beq \$ra, \$rb, imm	ор	ra	rb		imm	
		6			26		
J	j dest	ор			dest		

Fibonacci (C)

```
\begin{split} f_0 &= 1; \, f_{-1} = -1 \\ f_n &= f_{n-1} + f_{n-2} \\ f &= 0, \, 1, \, 1, \, 2, \, 3, \, 5, \, 8, \, 13, \, \dots \\ &\text{int fib(void)} \\ \{ &\text{int n = 8;} & /* \text{ compute nth Fibonacci number */} \\ &\text{int f1 = 1, f2 = -1; } /* \text{ last two Fibonacci numbers */} \\ &\text{while (n != 0) } \{ &\text{/* count down to n = 0 */} \\ &\text{f1 = f1 + f2;} \\ &\text{f2 = f1 - f2;} \\ &\text{n = n - 1;} \\ &\text{return f1;} \\ \} \end{split}
```

Fibonacci (Assembly)

- 1^{st} statement: int n = 8;
- How do we translate this to assembly?
 - Decide which register should hold its value
 - Load an immediate value into that register
 - But, there's no "load immediate" instruction...
 - But, there is an addi instruction, and there's a convenient register that's always pinned to 0
- addi \$3, \$0, 8; load 0+8 into register 3

Fibonacci (Assembly)

```
# fib.asm
# Register usage: $3: n $4: f1 $5: f2
# return value written to address 255
fib: addi $3, $0, 8  # initialize n=8
    addi $4, $0, 1  # initialize f1 = 1
    addi $5, $0, -1  # initialize f2 = -1
loop: beq $3, $0, end  # Done with loop if n = 0
    add $4, $4, $5  # f1 = f1 + f2
    sub $5, $4, $5  # f2 = f1 - f2
    addi $3, $3, -1  # n = n - 1
    j loop  # repeat until done
end: sb $4, 255($0)  # store result in address 255
```

Fibonacci (Binary)


- 1st statement: addi \$3, \$0, 8
- How do we translate this to machine language?
 - Hint: use instruction encodings below


form	at example	encoding					
		6	5	5	5	5	6
R	add \$rd, \$ra, \$rb	0	ra	rb	rd	0	funct
		6	5	5		16	
ı	beq \$ra, \$rb, imm	ор	ra	rb		imm	
		6			26		
J	j dest	ор	dest				
	'						


Fibonacci (Binary)

Machine language program

			Hexadecimal
Instruction	Binary	Encoding	Encoding
addi \$3, \$0, 8	001000	00000 00011 000000000001000	20030008
addi \$4, \$0, 1	001000	00000 00100 0000000000000001	20040001
addi \$5, \$0, -1	001000	00000 00101 1111111111111111	2005ffff
beq \$3, \$0, end	000100	00011 00000 000000000000101	10600005
add \$4, \$4, \$5	000000	00100 00101 00100 00000 100000	00852020
sub \$5, \$4, \$5	000000	00100 00101 00101 00000 100010	00852822
addi \$3, \$3, -1	001000	00011 00011 111111111111111	2063ffff
j loop	0000	10 00000000000000000000000000011	08000003
sb \$4, 255(\$0)	110000	00000 00100 0000000011111111	a00400ff











Logic Design


- Start at top level
 - Hierarchically decompose MIPS into units
- ◆ Top-level interface













```
module controller(input clk, reset,
        input
              [5:0] op,
        input
                  zero
        output reg
                   memread, memwrite, alusrca, memtoreg, iord,
        output
                   pcen,
        output reg
                    regwrite, regdst,
        output reg [1:0] pcsource, alusrcb, aluop,
        output reg [3:0] irwrite);
 parameter FETCH1 = 4'b0001;
 parameter FETCH2 = 4'b0010;
                                   State Encodings...
 parameter FETCH3 = 4'b0011;
 parameter FETCH4 = 4'b0100;
                                                                 Controller
 parameter DECODE = 4'b0101;
 parameter MEMADR = 4'b0110;
 parameter LBRD = 4'b0111;
                                                               Parameters
 parameter LBWR = 4'b1000;
 parameter SBWR = 4'b1001;
 parameter RTYPEEX = 4'b1010;
 parameter RTYPEWR = 4'b1011;
 parameter BEQEX = 4'b1100;
 parameter JEX = 4'b1101;
 parameter ADDIWR = 4'b1110; // added for ADDI
 parameter LB = 6'b100000;
 parameter SB
              = 6'b101000;
                                          Opcodes...
 parameter RTYPE = 6'b0;
 parameter BEQ = 6'b000100;
parameter J = 6'b000010;
 parameter ADDI = 6'b001000; /// added for ADDI
 reg [3:0] state, nextstate;
                                         Local reg variables...
     powrite, powritecond;
```


```
Main state machine – NS logic
// state register
 always @(posedge clk)
                                                  MEMADR: case(op)
   if(reset) state <= FETCH1;
                                                              LB:
                                                                    nextstate <= LBRD;
   else state <= nextstate;
                                                               SB:
                                                                    nextstate <= SBWR;
                                                              ADDI: nextstate <= ADDIWR;
 // next state logic (combinational)
                                                              // should never happen
                                                             default: nextstate <= FETCH1;
                                                           endcase
   begin
                                                        LBRD: nextstate <= LBWR;
    case(state)
                                                        LBWR: nextstate <= FETCH1;
      FETCH1: nextstate <= FETCH2;
                                                        SBWR: nextstate <= FETCH1;
      FETCH2: nextstate <= FETCH3;
                                                        RTYPEEX: nextstate <= RTYPEWR;
      FETCH3: nextstate <= FETCH4;
                                                        RTYPEWR: nextstate <= FETCH1:
     FETCH4: nextstate <= DECODE;
                                                        BEQEX: nextstate <= FETCH1;
      DECODE: case(op)
                                                        JEX: nextstate <= FETCH1;
            LB: nextstate <= MEMADR;
                                                        ADDIWR: nextstate <= FETCH1;
            SB: nextstate <= MEMADR:
                                                        // should never happen
            ADDI: nextstate <= MEMADR;
RTYPE: nextstate <= RTYPEEX;
                                                        default: nextstate <= FETCH1;
                                                      endcase
            BEQ: nextstate <= BEQEX;
                                                     end
            J: nextstate <= JEX;
   // should never happen
            default: nextstate <= FETCH1;
    endcase
```






```
module datapath #(parameter WIDTH = 8, REGBITS = 3)
          (input
                        clk, reset,
          input [WIDTH-1:0] memdata,
          input
                        alusrca, memtoreg, iord, pcen, regwrite, regdst,
          input [1:0]
                         pcsource, alusrcb, // mux select bits
          input [3:0]
                         irwrite,
                                              // InstReg write flags
                                              // ALU control bits
          input [2:0]
                         alucont,
                                              // "ALU output is zero" flag
                                              // 32-bit instruction register
          output [31:0] instr,
           output [WIDTH-1:0] adr, writedata); // 8-bit address and write-data registers
 // the size of the parameters must be changed to match the WIDTH parameter
 localparam CONST_ZERO = 8'b0;
 localparam CONST_ONE = 8'b1;
 wire [REGBITS-1:0] ra1, ra2, wa; // register address bits
 wire [WIDTH-1:0] pc, nextpc, md, rd1, rd2, wd, a, src1, src2, aluresult, aluout, constx4;
                                                                   Verilog: Datapath 1
 // shift left constant field by 2
 assign constx4 = {instr[WIDTH-3:0],2'b00};
 // register file address fields
 assign ra1 = instr[REGBITS+20:21];
 assign ra2 = instr[REGBITS+15:16];
 mux2 #(REGBITS) regmux(instr[REGBITS+15:16], instr[REGBITS+10:11], regdst, wa);
```


```
// independent of bit width, load instruction into four 8-bit registers over four cycles
 flopen
                  ir0(clk, irwrite[0], memdata[7:0], instr[7:0]);
 flopen
          #(8)
                  ir1(clk, irwrite[1], memdata[7:0], instr[15:8]);
 flopen
          #(8)
                  ir2(clk, irwrite[2], memdata[7:0], instr[23:16]);
 flopen
          #(8)
                  ir3(clk, irwrite[3], memdata[7:0], instr[31:24]);
 // datapath
 flopenr
          #(WIDTH) pcreg(clk, reset, pcen, nextpc, pc);
         #(WIDTH) mdr(clk, memdata, md);
 flop
                                                                Verilog: Datapath 2
         #(WIDTH) areg(clk, rd1, a);
 flop
         #(WIDTH) wrd(clk, rd2, writedata);
 flop
 flop
         #(WIDTH) res(clk, aluresult, aluout);
 mux2
          #(WIDTH) adrmux(pc, aluout, iord, adr);
 mux2
          #(WIDTH) src1mux(pc, a, alusrca, src1);
          #(WIDTH) src2mux(writedata, CONST_ONE, instr[WIDTH-1:0], constx4, alusrcb, src2);
 mux4
 mux4
          #(WIDTH) pcmux(aluresult, aluout, constx4, CONST_ZERO, pcsource, nextpc);
          #(WIDTH) wdmux(aluout, md, memtoreg, wd);
 mux2
 regfile #(WIDTH,REGBITS) rf(clk, regwrite, ra1, ra2, wa, wd, rd1, rd2);
         #(WIDTH) alunit(src1, src2, alucont, aluresult);
 zerodetect #(WIDTH) zd(aluresult, zero);
endmodule
```



```
Verilog: alu
module alu #(parameter WIDTH = 8)
       (input
              [WIDTH-1:0] a, b,
       input [2:0] alucont,
       output reg [WIDTH-1:0] result);
 wire [WIDTH-1:0] b2, sum, slt;
 assign b2 = alucont[2] ? ~b:b;
                                  // pre-compute B-inv for subtraction
 assign sum = a + b2 + alucont[2]; // A + B or A + Binv + 1 (i.e. subtraction)
 // slt should be 1 if most significant bit of sum is 1
 assign slt = sum[WIDTH-1];
 always@(*)
                            // compute ALU result (based on alucont bits)
   case(alucont[1:0])
     2'b00: result <= a & b;
     2'b01: result <= a | b;
     2'b10: result <= sum;
     2'b11: result <= slt;
   endcase
endmodule
```




```
Verilog: alucontrol
module alucontrol(input [1:0] aluop, input [5:0] funct, output reg [2:0] alucont);
 always @(*)
   case(aluop)
     2'b00: alucont <= 3'b010;
                                          // add for lb/sb/addi
     2'b01: alucont <= 3'b110;
                                          // sub (for beq)
     default: case(funct)
                                          // R-Type instructions
            6'b100000: alucont <= 3'b010; // add (for add)
            6'b100010: alucont <= 3'b110; // subtract (for sub)
            6'b100100: alucont <= 3'b000; // logical and (for and)
            6'b100101: alucont <= 3'b001; // logical or (for or)
            6'b101010: alucont <= 3'b111; // set on less (for slt)
            default: alucont <= 3'b101; // should never happen
          endcase
   endcase
endmodule
```



```
Verilog: regfile
module regfile #(parameter WIDTH = 8, REGBITS = 3)
         (input
                        clk.
         input
                        regwrite,
          input [REGBITS-1:0] ra1, ra2, wa,
          input [WIDTH-1:0] wd,
          output [WIDTH-1:0] rd1, rd2);
 reg [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];
 // three ported register file
 // read two ports (combinational)
 // write third port on rising edge of clock
always @(posedge clk)
   if (regwrite) RAM[wa] <= wd;
 assign rd1 = ra1 ? RAM[ra1] : 0; // register 0 is hardwired to 0
 assign rd2 = ra2 ? RAM[ra2] : 0;
                                  // register 0 is hardwired to 0
endmodule
```

```
module flopenr #(parameter WIDTH = 8)
Verilog: Support
                                                           (input
                                                           input [WIDTH-1:0] d,
                                                           output reg [WIDTH-1:0] q);
       Structures
                                                     always @(posedge clk)
                                                      if (reset) q <= 0;
                                                      else if (en) q <= d;
module zerodetect #(parameter WIDTH = 8)
                                                   endmodule
            (input [WIDTH-1:0] a,
            output
                         y);
                                                  module mux2 #(parameter WIDTH = 8)
  assign y = (a==0);
                                                         (input [WIDTH-1:0] d0, d1,
endmodule
                                                          input
                                                          output [WIDTH-1:0] y);
module flop #(parameter WIDTH = 8)
                                                    assign y = s ? d1 : d0;
        (input
                        clk,
                                                  endmodule
        input [WIDTH-1:0] d,
                                                  module mux4 #(parameter WIDTH = 8)
        output reg [WIDTH-1:0] q);
                                                         (input [WIDTH-1:0] d0, d1, d2, d3, input [1:0] s,
  always @(posedge clk)
   q \le d;
                                                          output reg [WIDTH-1:0] y);
endmodule
                                                    always @(*)
                                                      case(s)
module flopen #(parameter WIDTH = 8)
                                                       2'b00: y <= d0;
         (input
                          clk, en,
                                                       2'b01: y <= d1;
         input [WIDTH-1:0] d,
                                                       2'b10: y <= d2;
         output reg [WIDTH-1:0] q);
                                                       2'b11: y <= d3;
  always @(posedge clk)
                                                      endcase
   if (en) q <= d;
                                                  endmodule
endmodule
```


Logic Design Start at top level Hierarchically decompose MIPS into units ◆ Top-level interface memread crystal Clk memwrite oscillator **MIPS** processor ,8 external writedata reset memory memdata





Synthesized memory?

- If you synthesize the Verilog, you'll get a memory
 - But it will be huge!
 - It will be made of your DFF cells
 - plus synthesized address decoders
 - Custom memory is much smaller
 - but much trickier to get right
 - ... see details in VGA slides ...

Verilog: exmemory // external memory accessed by MIPS // Looks like you need to clock the memory early // to make it work with the current control... module exmem #(parameter WIDTH = 8) (clk, memwrite, adr, writedata, not(clkB, clk); memdata); // Instantiate the UMC SPRAM module input UMC130SPRAM_8_8 mips_ram (input memwrite; .CK(clkB), [WIDTH-1:0] adr, writedata; input .CEN(1'b0), output [WIDTH-1:0] memdata; .WEN(memwriteB), .OEN(1'b0), wire memwriteB, clkB; .ADR(adr), .DI(writedata), // UMC RAM has active low write enable... .DOUT(memdata)); not(memwriteB, memwrite); endmodule







System Verilog

- Enhanced version of "classic Verilog"
 - More data types
 - typedef, struct, union, enum
 - Some OO features
 - Adds better support for verification
- Backward compatible with Verilog

New data type: logic

- "logic" as a data type is like a reg
 - But can be used everywhere, not just in sequential blocks (always, initial)
 - It must have a single driver only one gate driving the value (like a logic value!)
 - If you have more than one driver (think tri-state), then it must be a "wire"

logic [7:0] my_var; // 8-bit logic type variable

mips module definition // simplified MIPS processor module mips #(parameter WIDTH = 8, REGBITS = 3) (input logic clk. reset. input logic [WIDTH-1:0] memdata, output logic memread, memwrite, output logic [WIDTH-1:0] adr, writedata); logic [31:0] instr; zero, alusrca, memtoreg, iord, pcen, regwrite, regdst; logic [1:0] pcsrc, alusrcb; logic [3:0] irwrite; logic [2:0] alucontrol; logic [5:0] op, funct; assign op = instr[31:26]; assign funct = instr[5:0]; controller cont(clk, reset, op, funct, zero, memread, memwrite, alusrca, memtoreg, iord, pcen, regwrite, regdst, pcsrc, alusrcb, alucontrol, irwrite); datapath #(WIDTH, REGBITS) dp(clk, reset, memdata, alusrca, memtoreg, iord, pcen, regwrite, regdst, pcsrc, alusrcb, irwrite, alucontrol, zero, instr, adr, writedata);

endmodule


C-type Data Structuring

- Enumerated data types allow numeric quantities to be assigned meaningful names
 - Like "parameters" in Verilog

```
typedef enum logic [2:0] {
    RED, GREEN, BLUE, CYAN, MAGENTA, YELLOW
} color_t;
color_t my_color = GREEN;
initial $display("The color is %s", my_color.name());
// note the use of the name() built-in function
```

C-type Data Structuring • Structs are like C structs... typedef struct { Disclaimer – I don't know byte a; much about how these reg b; shortint unsigned c; interact with synthesis... } myStruct; module struct_data (); // Define a local struct. struct { byte a; // When defined typedef, we can be used as new data type shortint unsigned c; myStruct object = '{10,0,100}; } myLocalStruct = '{11,1,101}; \$display ("a = %b b = %b c = %h", object.a, object.b, object.c); \$display ("a = %b b = %b c = %h", myLocalStruct.a, myLocalStruct.b, myLocalStruct.c); #1 \$finish; end endmodule

```
module controller(input clk, reset,
         input [5:0] op,
         input
         output reg
                   memread, memwrite, alusrca, memtoreg, iord,
         output
                    pcen,
         output reg
                     regwrite, regdst,
         output reg [1:0] pcsource, alusrcb, aluop,
         output reg [3:0] irwrite);
  parameter FETCH1 = 4'b0001;
  parameter FETCH2 = 4'b0010;
                                     State Encodings...
 parameter FETCH3 = 4'b0011;
  parameter FETCH4 = 4'b0100;
 parameter DECODE = 4'b0101;
 parameter MEMADR = 4'b0110;
parameter LBRD = 4'b0111;
                                                                   Controller
 parameter LBWR = 4'b1000;
parameter SBWR = 4'b1001;
  parameter RTYPEEX = 4'b1010:
                                                                 Parameters:
 parameter RTYPEWR = 4'b1011;
  parameter BEQEX = 4'b1100;
                                                                        Verilog
  parameter JEX = 4'b1101;
  parameter ADDIWR = 4'b1110; // added for ADDI
  parameter LB = 6'b100000;
 parameter SB = 6'b101000;
                                            Opcodes...
  parameter RTYPE = 6'b0;
 parameter BEQ = 6'b000100;
parameter J = 6'b000010;
 parameter ADDI = 6'b001000; /// added for ADDI
 reg [3:0] state, nextstate;
                                           Local reg variables...
 reg pcwrite, pcwritecond;
```




SystemVerilog Version module controller(input logic clk, reset, input logic [5:0] op, funct, input logic zero. memread, memwrite, alusrca, output logic output logic memtoreg, iord, pcen, output logic regwrite, regdst, output logic [1:0] pcsrc, alusrcb, output logic [2:0] alucontrol, output logic [3:0] irwrite); state; statetype logic pcwrite, branch; logic [1:0] aluop; // control FSM statelogic statelog(clk, reset, op, state); outputlogic outputlog(state, memread, memwrite, alusrca, memtoreg, iord, regwrite, regdst, pcsrc, alusrcb, irwrite, pcwrite, branch, aluop); // other control decoding aludec ac(aluop, funct, alucontrol); assign pcen = pcwrite | (branch & zero); // program counter enable endmodule


New Sequential Blocks

- Old: Verilog
 - always @(*) // combinational
 - always @(posedge clk) // sequential (latch or ff)
- New: SystemVerilog
 - always_comb // combinational like @(*)
 - always_ff @(posedge clk) // sequential with ff

```
NS logic: Verilog
// state register
 always @(posedge clk)
                                                   MEMADR: case(op)
   if(reset) state <= FETCH1;
                                                                LB: nextstate <= LBRD;
   else state <= nextstate;
                                                                SB:
                                                                     nextstate <= SBWR;
                                                                ADDI: nextstate <= ADDIWR;
                                                               // should never happen
 // next state logic (combinational)
                                                               default: nextstate <= FETCH1;
 always @(*)
                                                            endcase
  begin
                                                         LBRD: nextstate <= LBWR;
    case(state)
                                                         LBWR: nextstate <= FETCH1;
      FETCH1: nextstate <= FETCH2;
                                                         SBWR: nextstate <= FETCH1;
      FETCH2: nextstate <= FETCH3;
                                                         RTYPEEX: nextstate <= RTYPEWR;
      FETCH3: nextstate <= FETCH4;
                                                         RTYPEWR: nextstate <= FETCH1:
      FETCH4: nextstate <= DECODE;
                                                         BEQEX: nextstate <= FETCH1;
      DECODE: case(op)
                                                         JEX: nextstate <= FETCH1;
            LB: nextstate <= MEMADR;
                                                         ADDIWR: nextstate <= FETCH1;
            SB: nextstate <= MEMADR:
                                                         // should never happen
            ADDI: nextstate <= MEMADR;
RTYPE: nextstate <= RTYPEEX;
                                                         default: nextstate <= FETCH1;
                                                       endcase
            BEQ: nextstate <= BEQEX;
                                                      end
            J: nextstate <= JEX;
   // should never happen
            default: nextstate <= FETCH1;
    endcase
```



```
Outputs: Verilog
always @(*)
                                                             memread <= 1;
   begin
                                                             irwrite <= 4'b0010;
       // set all outputs to zero, then
                                                             alusrcb <= 2'b01;
       // conditionally assert just the
                                                            pcwrite <= 1;
       // appropriate ones
                                                   FETCH3:
       irwrite <= 4'b0000;
                                                           begin
       pcwrite <= 0; pcwritecond <= 0;
                                                             memread <= 1;
       regwrite <= 0; regdst <= 0;
                                                             irwrite <= 4'b0100;
       memread <= 0; memwrite <= 0;
                                                             alusrcb <= 2'b01;
                                                            pcwrite <= 1;
       alusrca <= 0; alusrcb <= 2'b00;
                                                           end
       aluop <= 2'b00; pcsource <= 2'b00;
                                                   FETCH4:
       iord <= 0; memtoreg <= 0;
                                                           begin
       case(state)
                                                             memread <= 1;
                                                             irwrite <= 4'b1000;
        FETCH1:
                                                             alusrcb <= 2'b01;
          begin
                                                            pcwrite <= 1;
            memread <= 1;
            irwrite <= 4'b0001;
                                                   DECODE: alusrcb <= 2'b11;
            alusrcb <= 2'b01:
                                                  endcase
            pcwrite <= 1;
                                                  end
          end
                                                  endmodule
```



```
Outputs: SystemVerilog
module aludec(input logic [1:0] aluop,
              input logic [5:0] funct,
             output logic [2:0] alucontrol);
    always_comb
     case (aluop)
       2'b00: alucontrol = 3'b010; // add for lb/sb/addi
       2'b01: alucontrol = 3'b110; // subtract (for beq)
       default: case(funct) // R-Type instructions
             ADD: alucontrol = 3'b010;
             SUB: alucontrol = 3'b110;
             AND: alucontrol = 3'b000;
             OR: alucontrol = 3'b001;
             SLT: alucontrol = 3'b111;
             default: alucontrol = 3'b101; // should never happen
     endcase
endmodule
```

```
Flops, etc.: SystemVerilog
module flop #(parameter WIDTH = 8)
          (input logic
                           clk,
          input logic [WIDTH-1:0] d,
          output logic [WIDTH-1:0] q);
    always_ff @(posedge clk)
     q \le d;
endmodule
module flopen #(parameter WIDTH = 8)
           (input logic
                           clk, en,
            input logic [WIDTH-1:0] d,
            output logic [WIDTH-1:0] q);
    always_ff @(posedge clk)
     if (en) q \le d;
endmodule
```