


Figure 1: Tegra X1 Processor Block Diagram

IRAM //片内存储器
IROM //片内只读存器
Semaphore //信号量 -> 多核互斥
ATOMIC //原子操作 -> 同步 Tegra X1 Technical Reference Manual
Clock //时钟 Tegra X1 Technical Reference Manual
Flow Control //流控 -> 多核流程排序
GPIO //General Purpose Input/Output 通用输入输出
RTC //Real Time Clock 实时时钟
PWM //Pulse Width Modulation 脉冲宽度调制
UART //Universal Asynchronous Receiver/Transmitter 通用异步收发传输器 -> 串口调试
12C //
SPI //



IE //Peripheral Component Interconnect Express 周**允恰**虧高速互联C性養如WIFI高速设备 // C //External Memory Controller 生物/部存储器(如内存)的接口 //Memory Controller 内存控制器模块,处理来自内部各户端的请求并,进行仲裁其中分配内存带宽。 R ODR // Low Power Double Data Rate SDRAM (加持取份数据速率内存

1.3 Memory Controller and Internal Bus Architecture

The Tegra X1 mobile processor has a highly optimized 64-bit memory controller, supporting low latency access for the CPU, optimized high bandwidth access for the graphics and video devices, and controlled latency for real time devices such as display.

There is a three-level hierarchy of memory clients:

- Memory controller clients: The memory controller directly arbitrates between various requesters using a complex algorithm optimizing DRAM efficiency. The highest bandwidth clients all fall into this class, and they communicate directly with the memory controller using a proprietary high-speed bus.
- 2. AHB devices: These generally have a built-in DMA engine, and share a single memory client using the AHB bus protocol.
- APB devices: All APB devices are slaves, and are serviced by a shared multi-channel APB DMA controller which is also an APB device.

Special provisions are made for the CPU to bypass parts of the memory controller arbitration to help achieve a lower latency.

1.4 Reading Register Tables

Every register table has an address line followed by a table containing the bit descriptions for that register. The address line contains: