

Dual N-Channel Enhancement-Mode MOSFET

Revision: A

General Description

This type used advanced trench technology and design to provide excellent RDS(ON) with low gate charge. It can be used in a wide variety of application


Features


For a single MOSFET

- $V_{DS} = 30V$
- $R_{DS(ON)} = 16m\Omega@V_{GS}=10V$

Pin configurations

See Diagram below






Δ	bsolute	May	imum	Ratin	ae
A	DSOIUT	e iviax	ımum	Ratin	us


Absolute Maximum Natings					
Para	meter	Symbol	Rating	Units	
Drain-Source Voltage		V_{DS}	30	V	
Gate-Source Voltage		V_{GS}	±20	V	
Drain Current	Continuous	I _D	20	А	
Drain Current	Pulsed		67		
Total Power Dissipation	@TA=25℃	P_D	36	W	
Single pulse avalanche e	nergy	Eas	72	mJ	
Operating Junction Temp	erature Range	TJ	-55 to 175	$^{\circ}$ C	

Thermal Resistance

Symbol	Parameter	Тур	Max	Units
Rejc	Thermal Resistance Junction to Case	-	3	°C/W


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
OFF CHARACTERISTICS (Note 2)						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0 V	30			V
I _{DSS}	Drain to Source Leakage Current	V _{DS} =30V, VGS=0V			1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =20V			100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D =250μA	1		2.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =15A	-	16	20	mΩ
g FS	Forward Transconductance	V _{DS} =60V, I _D =7.5A	26			S
	DYNAI	MIC PARAMETERS				
C _{iss}	Input Capacitance	\ _0\/\/45\/		680		pF
Coss	Output Capacitance			102		pF
C_{rss}	Reverse Transfer Capacitance	1-111112		71		pF
Qg	SWITCH Total Gate Charge ²	IING PARAMETERS		17.5		nC
Q _{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =15V, I _D =20A		43		nC
Q _{gd}	Gate Drain Charge			4.1		nC
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =15V,		5		ns
t _{d(off)}	Turn-Off Delay Time	R _{GEN} =3Ω		19		ns
t _{d(r)}	Turn-On Rise Time	I _D =20A		12		ns
t _{d(f)}	Turn-Off Fall Time	Ī i		6		ns
	Source-Drai	n Diode Characteristics	3			
V_{SD}	Diode Forward Voltage	V _{GS} =0V,I _S =24A			1.2	V
Is	Diode Forward Current				30	Α
t _{rr}	Reverse Recovery Time	TJ=25℃,IF=20A		19		nS
Qrr	Reverse Recovery Charge	Di/dt=100A/μs		10		nC
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible(turn-on is dominated by LS				





Package Outline Dimension

DFN3X3M



Symbol	Dimensions (unit: mm)			
Symbol	Min	Тур	Max	
Α	0.70	0.75	0.80	
b	0.25	0.30	0.35	
С	0.10	0.15	0.25	
D	3.25	3.35	3.45	
D1	3.00	3.10	3.20	
D2	1.78	1.88	1.98	
D3		0.13		
E	3.20	3.30	3.40	
E1	3.00	3.15	3.20	
E2	2.39	2.49	2.59	
e	0.65 BSC			
Н	0.30	0.39	0.50	
L	0.30	0.40	0.50	
L1		0.13		
K	0.30			
θ		10°	12°	
M	*	*	0.15	
* Not Specified				

The SINO-IC logo is a registered trademark of ShangHai Sino-IC Microelectronics Co., Ltd.

© 2005 SINO-IC – Printed in China – All rights reserved.

SHANGHAI SINO-IC MICROELECTRONICS CO., LTD

Add: Building 3, Room 3401-03, No.200 Zhangheng Road, ZhangJiang Hi-Tech Park, Pudong,

Shanghai 201203, China

Phone: +86-21-33932402 33932403 33932405 33933508 33933608

Fax: +86-21-33932401

Email: webmaster@sino-ic.net **Website:** http://www.sino-ic.net