

# **RK818**

## **Power Management System**

### **Specifications**

**PRELIMINARY CONFIDENTIAL**

V0.3

2014-07-18

Fuzhou Rockchip Electronics Co.Ltd

**Revision History**

<b>Date</b>	<b>Version</b>	<b>Remarks</b>
2013-11-19	0.1	Initial Specifications
2014-03-15	0.2	Register map added
2014-07-18	0.3	1. Added ordering information 2. Added Operational Description

## INDEX

1	DESCRIPTION .....	5
2	FEATURES .....	7
3	BLOCK DIAGRAM.....	8
4	TYPICAL APPLICATION .....	9
5	PIN DESCRIPTION .....	10
6	PINOUT DEFINITION.....	10
7	ORDERING INFORMATION .....	13
8	ABSOLUTE MAXIMUM RATINGS .....	13
9	RECOMMENDED OPERATING CONDITIONS .....	13
10	ELECTRICAL CHARACTERISTICS.....	14
11	FUNCTIONAL DESCRIPTION.....	30
11.1	POWER UP/POWER DOWN .....	30
11.2	SWITCHING CHARGER .....	31
11.3	POWER PATH MANAGEMENT .....	32
11.4	THERMAL FOLDBACK .....	32
11.5	BATTERY FUEL GAUGE.....	33
11.6	BUCK CONVERTERS .....	33
11.7	BOOST CONVERTER.....	33
11.8	LOW DROPOUT REGULATORS (LDOS) .....	34
11.9	REAL TIME CLOCK (RTC) .....	34
12	STATE MACHINE DESCRIPTION .....	35
12.1	STATE DIAGRAM.....	35
12.2	POWER ON ENABLE CONDITIONS .....	35
12.3	POWER-ON DISABLE CONDITIONS .....	35
12.4	SLEEP ENABLE CONDITIONS.....	36
13	POWER UP SEQUENCE .....	37
13.1	BOOT1=1: BOOT0 = 1 .....	39
13.2	BOOT1=0: BOOT0 = 1 .....	40
13.3	BOOT1=1: BOOT0 = 0 .....	40
13.4	BOOT1=0: BOOT0 = 0 .....	41
13.5	BOOT TIMING CHARACTERISTICS .....	41
14	POWER CONTROL TIMING .....	42
14.1	DEVICE TURN-ON WITH USB PLUG_IN .....	42
14.2	POWER CONTROL TIMING WHEN POWERED BY BAT.....	42
14.3	TIMING CHARACTERISTICS .....	43
14.4	DEVICE STATE CONTROL THROUGH PWRON SIGNAL .....	44

## **Power Management System**

---

14.5	TIMING CHARACTERISTICS (PWRON, DEV_OFF) .....	45
14.6	SLEEP STATE CONTROL .....	45
14.7	TIMING CHARACTERISTICS (SLEEP) .....	46
15	REGISTER DEFINITION .....	46
15.1	REGISTER MAP.....	46
15.2	REGISTER DESCRIPTION .....	51
15.2.1	RTC REGISTER .....	51
15.2.2	MISC REGISTERS.....	58
15.2.3	POWER CHANNEL CONTROL/MONITOR REGISTERS .....	59
15.2.4	POWER CHANNEL CONFIGURATION REGISTER .....	68
15.2.5	INTERRUPT REGISTER.....	83
15.2.6	BOOST/OTG/DCDC REGISTER.....	87
15.2.7	CHARGER SET REGISTER.....	90
15.2.8	BATTERY FUEL GAUGE CONFIGURATION REGISTER.....	98
15.2.9	DATA REGISTER .....	113
16	PACKAGE INFORMATION .....	120

## 1 DESCRIPTION

The RK818 is a complex power-management integrated circuit (PMIC) for multi-core system applications powered by a Li-ion or a Li-ion polymer battery cell, or by a 5V input either from an USB port or from an adaptor. The RK818 can provide a complete power management solution with very few external components.

The RK818 provides four configurable synchronous step-down converters and one synchronous step-up converter with current capability up to 4A and 2.5A, respectively. The device also contains 9 LDO regulators, one linear switch, one switch-mode charger, a battery fuel gauge, and the power path management function. Power-up/power-down controller is configurable and can support any customized power-up/power-down sequences (OTP based). A real-time clock (RTC) is also integrated to provide a 32-kHz output buffer, and real time function. The RK818 supports 32-kHz clock generation based on a crystal oscillator.

The switch-mode charger, together with the power path controller integrated in the RK818, allows supplying power to the loads while it is charging the battery. The charger provides functions such as input current limiting, trickle current charging, constant current (CC)/constant voltage (CV) charging, charging termination, charging over time protection, etc. All these functions can be conveniently configured through the I<sup>2</sup>C digital interface. The input current limit can be set to maximum 3A to accommodate a power adaptor as the input supply. When an input current limiting is triggered, the power path controller will distribute the input power in a way that the loads have the higher priority than the battery to take the input power. The difference between the input and output power will be used to charge the battery. In a case that the output power required by the loads exceeds the input power, the power path controller will automatically turn on the battery switch so that the battery can supply extra power to the loads together with the input supply. A “battery fuel gauge” is also integrated in the RK818. Using the proprietary algorithms and the sensed battery current and voltage, the gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I<sup>2</sup>C interface. Other functions that the charger provides includes tiny current charging for an over discharged battery, or so called “dead battery”, battery temperature monitoring, safe charging timer and

over temperature shut down.

The RK818 can dynamically adjust the output voltage of each DC-DC converter, as required by the processor based on the processor's operation status so as to maximize the system efficiency. The output voltages of most channels can be configured through the I<sup>2</sup>C interface. The inputs of all channels have soft start function, which greatly reduces the inrush current at the startup. The frequency compensations of all the control loops are implemented internally to eliminate external compensation components.

The 2MHz switching frequency allows small size inductors to be used for both buck and boost converters. Also, as all the power switches are integrated on chip, no external power switches and Schottky diodes are needed, which reduces the system cost significantly.

The RK818 is available in a QFN68 7.0 mm x 7.0 mm package, with a 0.35-mm pin pitch.

## **2 FEATURES**

- Input range: 3.8V - 6V for USB input; 2.7V - 4.5V for BAT input
- Switch mode Li-ion battery charger providing charging current up to 3A.
- Power path controller with 5A current path.
- Accurate battery fuel gauge.
- Real time clock (RTC)
- Low standby current of less than 40uA (at 32KHz clock frequency)
- 2MHz switching frequency for the buck converters
- 1MHz switching frequency for the boost converter
- Fast transient response due to the current mode architecture
- Internal frequency compensation and soft start
- Programmable output voltage and power up/down sequence through I2C interface
- Proprietary circuit architecture achieving high efficiency
- Internal discharge path in off state for BUCs and LDOs
- Power channels:
  - Ch1: Synchronous buck converter, 4A max
  - Ch 2: Synchronous buck converter, 4A max
  - Ch 3: Synchronous buck converter, 2.5A max
  - Ch 4: Synchronous buck converter, 2.5A max
  - Ch5: Synchronous boost converter, 2.5A max
  - Ch6—7, Ch9 and Ch11: LDOs, 150mA max
  - Ch8: Low noise, high PSRR LDO ,100mA max
  - Ch10, 12,14: LDOs, 300mA max
  - Ch13: LDO, 400mA max
  - Ch15: Low  $R_{dson}$  switch, 0.15ohm ( $V_{gs}=3V$ )
  - Ch16: HDMI5V switch, 80mA max
  - Ch17: OTG switch, 800mA max
- Fixed and programmable power up/down sequences
- Package: 7mmx7mm QFN68

### 3 BLOCK DIAGRAM




Figure 3-1 System Block Diagram



## 4 TYPICAL APPLICATION




Figure 4-1 RK818 Typical Application Diagram

## 5 PIN DESCRIPTION

**QFN68 7mm x 7mm, pitch0.35mm**




Figure 5-1 Package Pinout

## 6 PINOUT DEFINITION

Pin No	Pin Name	Pin Description
1	INT	Interrupt request pin. Active low.
2	SLEEP	Input pin for switching state between sleep and non-sleep state.
3	H_5V	5v supply output for HDMI
4	GND5	Power ground

# RK818

## Power Management System

5	SW5	Switch output
6,7	BOOST	BOOST output
8,9	USB	Power input from USB
10	MIDU	Middle point of USB power supply
11:12	SW6	Switch output
13	GND6	Power ground
14	VLDO1	LDO1 output
15	VCC6	Power supply for LDO
16	VLDO2	LDO2 output
17	XIN	32.768KHz crystal oscillator input
18	XOUT	32.768KHz crystal oscillator output
19	BOOT0	Boot sequence selection, low bit
20	BOOT1	Boot sequence selection, high bit
21	PWRON	Power on or power off enable pin, active low, internal 100K pull high to power supply
22	VCC3	Power supply for DCDC3
23	SW3	Switch output of DCDC3
24	GND3	Power ground for DCDC3
25	VFB3	feedback voltage for DCDC3
26	VFB2	DCDC2 output voltage feedback input
27	GND2	Power ground for DCDC2
28,29	SW2	Switch output of DCDC2
30	VCC2	Power supply for DCDC2
31	CLK32K1	32.768K clock1 output, open drain,
32	CLK32K2	32.768K clock2 output, open drain,
33	VDDIO	Power supply for IO
34	NRESPWON	Reset pin after power on, active low
35	SCL	Clock input of I2C
36	SDA	Data input/output of I2C
37	VPP	Power supply for testing, floating in the application
38	VFB1	DCDC1 output voltage feedback input
39	VCC1	Power supply for DCDC1
40:41	SW1	Switch output of DCDC1
42,43	GND1	Power ground for DCDC1
44	VLDO7	LDO7 output
45	VCC7	Power supply for LDO
46	VLDO5	LDO5 output

## Power Management System

47	VLDO3	LDO3 output
48	VLDO4	LDO4 output
49	VLDO6	LDO6 output
50	VCC8	Power supply for switch
51	VLDO8	LDO8 output
52	VLDO9	LDO9 output
53	VCC9	Power supply for LDO
54	VSWOUT	Switch output
55	VREF	Internal reference voltage
56	REFGND	Reference ground
57	SNSN	Bat charging and discharging sense current negative pin
58	SNSP	Bat charging and discharging sense current positive pin
59,60	BAT	Positive battery terminal
61:62	SYS	DC-DC regulator output to power the system load and charge the battery
63	VCC4	Power supply for DCDC4
64	SW4	Switch output of DCDC4
65	VFB4	DCDC4 output voltage feedback input
66	GND4	Power ground for DCDC4
67	TS1	Thermistor1 input. Connect a thermistor from this pin to ground. The thermistor is usually inside the battery pack.
68	TS2	Thermistor2 input. Connect a thermistor from this pin to ground. Or it can be used as analog input pin of internal ADC if the control bit is set to ADC function.
Exposed pad	Exposed ground	It must be connected to ground for thermal and electrical enhancement.

Table 1 Pin Descriptions

## 7 ORDERING INFORMATION

Orderable Device	RoHS status	Package	Package Qty	Device special feature
RK818	RoHS pass	QFN68(7X7)	2600ea/inner box* 6 inner boxes/outer box	NA

## 8 ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units
Voltage range on pins USB , MIDU , BOOST , SWx/H_5V	-0.3	6.5	V
Voltage range on pins VCCx, VFBx, VLDOx, VSWOUT, VREF	-0.3	6.5	V
Voltage range on pin CLK32K1:CLK32K2, SLEEP	-0.3	6.5	V
Voltage range on pins XIN,XOUT, BOOT0:BOOT1: PWRON	-0.3	VSYS <sub>MAX</sub> +0.3	
Voltage range on pins NRESPWRON, INT, SDA, SCL	-0.3	4	V
Storage temperature range, T <sub>S</sub>	-40	150	°C
Operating temperature range, T <sub>J</sub>	-40	125	°C
Maximum Soldering Temperature, T <sub>SOLDER</sub>		300	°C

Table 2 Absolute Maximum Ratings

Note 1. Exposure to the conditions exceeded absolute maximum ratings may cause the permanent damages and affect the reliability and safety of both device and systems using the device. The functional operations cannot be guaranteed beyond specified values in the recommended conditions.

## 9 RECOMMENDED OPERATING CONDITIONS

Parameter	Min	TYP	Max	Units
Voltage range on pins USB	4	5	5.5	V
Voltage range on other pins			5.5	V
Power Dissipation			2.7	W

Table 3 Recommended Operating Conditions

## 10 ELECTRICAL CHARACTERISTICS

Test conditions:  $V_{USB} = 5.0V$ ,  $T_A = 25^\circ C$  for typical values, unless otherwise noted.

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
<b>USB IN</b>						
USB Operating Range	$V_{USB}$		4	5	6	V
USB Under Voltage Lockout Threshold		Rising	3.65	3.8	3.95	V
		Falling		3.6		V
USB vs BATT Threshold		Rising		70		mV
		Falling		30		mV
USB Input Current Limit	$I_{USB}$	Min Current	60	80	100	mA
		Default	400	450	500	mA
		Max current	2.7	3	3.3	A
		step (from 1A to 3A)		200		mA
Maximum USB and BATT Power on Reset Threshold (Rising)	$V_{PORH}$				2.2	V
Maximum USB and BATT Power on Reset Threshold (Falling)	$V_{PORL}$		1.2			V
Over Voltage Lock Out Threshold (USB Rising)	$V_{TH(OVLO)}$		5.7	6.0	6.3	V
Over Voltage Lock Out Hysteresis	$V_{HYS}$ (OVLO)			0.2		V
High-Side PMOS Peak Current Limit		0.5A step, Default=4.5A	4		5.5	A
USB Input Quiescent Current	$I_{USBquiet}$	Charger Enable mode			10	mA
		Disabled		3	5	uA
SYS to USB Reverse Current Blocking		$V_{SYS}=4.2V$ , USB floating			2	uA
<b>CHARGING CONTROLLER</b>						
Terminal Battery Voltage	$V_{BAT}$	$V_{BAT} > V_{RECH}$ , $I_{CHG} \leq I_{BF}$		4.05		V
				4.1		V
				4.15		V
				4.2		V
				4.3		V
				4.35		V
	accuracy		-1		1	%

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Recharge Threshold at $V_{BATT}$	$V_{RECH}$			$V_{BAT}$ -0.15		V
Recharge Hysteresis				75		mV
Trickle Charge Threshold	$V_{TRICKLE}$		2.85	3.0	3.15	V
Trickle Charge Hysteresis				200		mV
Trickle Charge Current	$I_{TRICKLE}$			10%		$I_{CC}$
Dead bat Charge Threshold	$V_{DEAD}$		1.8	2	2.2	V
Dead bat Charge Hysteresis				200		mV
Dead bat Charge Current	$I_{DEAD}$			40		mA
Termination Charger Current	$I_{BF}$	50mA Step, default=150mA	100		250	mA
BAT Leakage Current	$I_{BATT}$	$V_{BAT}=4.2V$ , SYS float, USB float		20	30	uA
Charge current	$I_{CC}$	0.2A step, default=2A	1		3	A
Trickle Charge Time		30 minutes step, default=60 minutes	30		210	Min
Total Charge Time		2 hours step,default=6	4		16	Hour
Conversion Efficiency, Constant voltage stage ( $V_{in}=5V, V_{bat}=4.2V$ )  Ibat=3A Ibat=2.5A Ibat=2A Ibat=1.5A  Ibat=1A  Ibat=500mA  Ibat=200mA				84 87 89 91 94 93 95		%
Conversion Efficiency, Constant current stage ( $V_{in}=5V, I_{bat}=2A$ )  Vbat=3.6V Vbat=3.8V Vbat=4.0V Vbat=4.2V				86 87 88 89		%
<b>A/D CONVERTER</b>						
Resolution				12		bits
Input voltage range		Battery voltage	0		4.4	V
		Current channel	-64		64	mV

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
		TS1/TS2	0		2.2	V
Supply current	Active			0.6		mA
<b>SYS INPUT</b>						
SYS Regulation Voltage	V <sub>SYS</sub>	Auto setting		3.6		V
				4.4		V
BAT to SYS Resistance		I <sub>SYS</sub> =200mA , V <sub>BAT</sub> =4.2V		0.05	0.08	Ω
BAT to SYS Current Limit	I <sub>BATLIM</sub>	0.5A step,default=5A	3		5	A
		SYS short		200		mA
BAT to SYS Current Limit accuracy			-10		10	%
SYS voltage range	V <sub>SYSINPUT</sub>		2.7		5.45	V
SYS low alarm voltage, if 3.3V (2.8V~3.5V programmable, step=100mV)	V <sub>BLO</sub>		3.25	3.3	3.35	V
SYS under voltage threshold (vin falling)	V <sub>BUVL</sub>			2.7		V
SYS under voltage threshold (vin rising)	V <sub>BUVH</sub>		2.8	2.9	3.0	V
SYS OK voltage threshold (3.3V~3.6V OTP programmable, step=100mV)	V <sub>BOK</sub>			3.4		V
Stand-by current, V <sub>DD</sub> =3.6V, device OFF state 32KHz clock running	I <sub>Q(STNBY)</sub>			40		uA
<b>THERMAL PROTECTION</b>						
Thermal Limit Temperature		10 °C step, default=85 °C	85		115	°C
Thermal Shutdown		20 °C step, default=140 °C	140		160	°C
<b>OSCILLATOR</b>						
Switching Frequency CH1:2,3,4( Tj=25°C )	f <sub>SW</sub>		1.8	2	2.2	MHz
Switching Frequency, CH5( Tj=25°C )	f <sub>SW</sub>		0.9	1	1.1	MHz
<b>LOGIC INPUT</b>						
Input LOW-Level Voltage (V <sub>DDIO</sub> )	V <sub>IL</sub>				0.3xV <sub>DDIO</sub>	V
Input HIGH-Level Voltage (V <sub>DDIO</sub> )	V <sub>IH</sub>		0.7xV <sub>DDIO</sub>			V
<b>LOGIC OUTPUT</b>						
LOW-Level Output Voltage, 3.0	V <sub>OL</sub>				0.4	V



# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
mA sink current						
HIGH-Level Output Voltage, 3.0 mA source current	$V_{OH}$		$V_{DDIO}-0.4$			V
NRESPWON pin LOW-Level Output Voltage, 3.0mA sink current	$V_{OL(NRES)}$				0.4	V
CLK32KOUT1 pin LOW-Level Output Voltage, 3.0mA sink current	$V_{OL(CLKO1)}$				0.4	V
CLK32KOUT2 pin LOW-Level Output Voltage, 3.0mA sink current	$V_{OL(CLKO2)}$				0.4	
CLK32KOUT2 pin HIGH-Level Output Voltage, 3.0mA source current	$V_{OH(CLKO2)}$		$V_{DDIO}-0.4$			V
<b>Ch1: BUCK DC-DC CONVERTER (VDD_ARM)</b>						
Input supply voltage range	$V_{INPUT1}$		2.7		5.5	V
Voltage Adjustable Range, 6bit	$V_{FB1}$	Step=12.5mV	0.7125		1.500	V
Output voltage transition rate BUCK1_RATE=00 BUCK1_RATE=01 BUCK1_RATE=10 BUCK1_RATE=11				2 4 6 10		mV/us
Power Good threshold (Vout rising)	$V_{PG1}$			93		%
Output under voltage lockout(Vout falling)	$V_{UV1}$			85		%
Output over voltage lockout (Vout rising)	$V_{OV1}$			117		%
Preset Voltage, Default( $T_j=25^{\circ}\text{C}$ )	$V_{FB1}(\text{Default})$		1.078	1.100	1.122	V
Preset Voltage, Default( $-10^{\circ}\text{C} \leq T_j \leq +85^{\circ}\text{C}$ )	$V_{FB1}(\text{Default})$		1.067	1.100	1.133	V
Load Regulation, $I_{OUT1} = 200\text{mA}$ to 4A				0.1		%/A
Line Regulation, $V_{CC1} = 3$ to 5.5V, $I_{OUT1} = 2\text{A}$				0.1		%/V
Rated output current	$I_{MAX1}$	Reg90H<1:0>=<11>		4		A
Switch Current Limit	$I_{CL1}$	0.4A step, default=3.6A	3.2		4.4	A
Operating Quiescent Current, No load, $V_{DD}=3.8\text{V}$	$I_{Q1}$			70		uA
Minimum Switch Current Limit	$I_{CLMIN1}$	50mA step, default=150mA	50		400	mA

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Minimum ON Time	$T_{on1(min)}$			45		ns
Soft-start Time	$t_{SS1}$	Step=400us, default=400us	400		800	us
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS2}$			250		ohm
Conversion Efficiency ( $V_{in}=3.8V, V_{out}=1.1V$ )						
$I_{out}=4A$				65		
$I_{out}=3.5A$				68		
$I_{out}=3A$				71		
$I_{out}=2.5A$				75		
$I_{out}=2A$				79		
$I_{out}=1.5A$				83		
$I_{out}=1 A$				86		
$I_{out}=500mA$				89		
$I_{out}=100 mA$				80		
$I_{out}=10 mA$				81		

### Ch2: BUCK DC-DC CONVERTER (VDD\_LOG)

Input supply voltage range	$V_{INPUT2}$		2.7		5.5	V
Voltage Adjustable Range, 6bit	$V_{FB2}$	Step=12.5mV	0.7125		1.500	V
Output voltage transition rate BUCK2_RATE=00 BUCK2_RATE=01 BUCK2_RATE=10 BUCK2_RATE=11				2 4 6 10		mV/us
Power Good threshold (Vout rising)	$V_{PG2}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV2}$			85		%
Output over voltage lockout (Vout rising)	$V_{OV2}$			117		%
Preset Voltage, Default( $T_j=25^{\circ}C$ )	$V_{FB2(Default)}$		1.078	1.100	1.122	V
Preset Voltage, Default( $-10^{\circ}C \leq T_j \leq +85^{\circ}C$ )	$V_{FB2(Default)}$		1.067	1.100	1.133	V
Load Regulation, $I_{OUT2} = 200 mA$ to				0.1		%/A

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
4A						
Line Regulation, VCC2 = 3 to 5.5V, I <sub>OUT2</sub> = 2A				0.1		%/V
Rated output current	I <sub>MAX2</sub>	Reg90H<3:2>=<11>		4		A
Switch Current Limit	I <sub>CL2</sub>	0.4A step, default=3.6A	3.2		4.4	A
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q2</sub>			70		uA
Minimum Switch Current Limit	I <sub>CLMIN2</sub>	50mA step, default=150mA	50		400	mA
Minimum ON Time	T <sub>on2(min)</sub>			45		ns
Soft-start Time	t <sub>SS2</sub>	Step=400us, default=400us	400		800	us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS2</sub>			250		ohm
Conversion Efficiency (V <sub>in</sub> =3.8V,V <sub>out</sub> =1.1V)						
I <sub>out</sub> =4A				62		
I <sub>out</sub> =3.5A				65		
I <sub>out</sub> =3A				69		
I <sub>out</sub> =2.5A				73		
I <sub>out</sub> =2A				76		
I <sub>out</sub> =1.5A				81		
I <sub>out</sub> =1 A				85		
I <sub>out</sub> =500mA				89		
I <sub>out</sub> =100 mA				85		
I <sub>out</sub> =10 mA				83		
<b>Ch3: BUCK DC-DC CONVERTER (VDD_DDR)</b>						
Input supply voltage range	V <sub>INPUT3</sub>		2.7		5.5	V
Feedback Voltage, Default( T <sub>j</sub> =25°C )	V <sub>FB3(Default )</sub>		0.98	1.00	1.02	V
Feedback Voltage, Default(-10°C ≤ T <sub>j</sub> ≤ +85°C)	V <sub>FB3(Default )</sub>		0.97	1.00	1.03	V
Power Good threshold (V <sub>out</sub> rising)	V <sub>PG3</sub>			93		%
Output under voltage lockout (V <sub>out</sub>	V <sub>UV3</sub>			85		%

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
falling)						
Output over voltage lockout (Vout rising)	V <sub>OV3</sub>			117		%
Load Regulation, I <sub>OUT3</sub> = 100mA to 2.5A				0.1		%/A
Line Regulation, VCC3 = 3 to 5.5V, I <sub>OUT3</sub> = 2A				0.1		%/V
Rated output current	I <sub>MAX3</sub>	Reg90H<5:4>=<11>		2.5		A
Switch Current Limit	I <sub>CL3</sub>	0.5A step, default=2.5A	2		3.5	A
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q3</sub>			70		uA
Minimum Switch Current Limit	I <sub>CLMIN3</sub>	50mA step, default=150mA	50		400	mA
Minimum ON Time	T <sub>on3(min)</sub>			45		ns
Soft-start Time	t <sub>SS3</sub>	Step=400us, default=400us	400		800	us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS3</sub>			250		ohm
Conversion Efficiency (Vin=3.8V,Vout=1.5V)						
I <sub>out</sub> =2.5A				70		
I <sub>out</sub> =2A				75		
I <sub>out</sub> =1.5A				80		
I <sub>out</sub> =1 A				84		
I <sub>out</sub> =500mA				88		
I <sub>out</sub> =100 mA				84		
I <sub>out</sub> =10 mA				83		

### Ch4: BUCK DC-DC CONVERTER (VDD\_I0)

Input supply voltage range	V <sub>INPUT4</sub>		2.7		5.5	V
Voltage Adjustable Range, 4bit	V <sub>FB4</sub>	Step=100mV	1.8		3.6	V
Feedback Voltage, Default( T <sub>j</sub> =25°C )	V <sub>FB4</sub> (Default )		2.94	3.00	3.06	V
Feedback Voltage, Default(-10°C ≤ T <sub>j</sub> ≤ +85°C)	V <sub>FB4</sub> (Default )		-2.91	3.00	3.09	V
Power Good threshold (Vout rising)	V <sub>PG4</sub>			93		%
Output under voltage lockout (Vout	V <sub>UV4</sub>			85		%

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
falling)						
Output over voltage lockout (Vout rising)	V <sub>OV4</sub>			117		%
Load Regulation, I <sub>OUT4</sub> = 100mA to 2.5A				0.1		%/A
Line Regulation, VCC4 = 3 to 5.5V, I <sub>OUT4</sub> = 2A				0.1		%/V
Rated output current	I <sub>MAX4</sub>	Reg90H<7:6>=<11>		2.5		A
Switch Current Limit	I <sub>CL4</sub>	0.5A step, default=3A	2.5		4	A
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q4</sub>			70		uA
Minimum Switch Current Limit	I <sub>CLMIN4</sub>	50mA step, default=150mA	50		400	mA
Minimum ON Time	T <sub>on4(min)</sub>			45		ns
Soft-start Time	t <sub>SS4</sub>	Step=400us, default=400us		400		us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS4</sub>			250		Ohm
Conversion Efficiency, (DCR<50mohm) Vin=3.8V,Vout=3V I <sub>out</sub> =2.5A I <sub>out</sub> =2A I <sub>out</sub> =1.5A I <sub>out</sub> =1 A I <sub>out</sub> =500mA I <sub>out</sub> =100mA I <sub>out</sub> =10mA				81 84 87 91 94 88 75		%

### Ch5: BOOST DC-DC CONVERTER (VCC\_5V)

Input supply voltage range	V <sub>INPUT5</sub>		2.7		4.4	V
Output Voltage	V <sub>FB5</sub>	Step=0.1v,default=5v	4.7		5.4	V
Voltage, Default( T <sub>j</sub> =25℃ )	V <sub>FB5(Default )</sub>		4.90	5.0	5.10	V
Voltage, Default(-10℃ ≦ T <sub>j</sub> ≦ +85℃)	V <sub>FB5(Default )</sub>		4.75	5.0	5.25	V
Power Good threshold (Vout rising)	V <sub>PG5</sub>			90		%
Output under voltage lockout (Vout falling)	V <sub>UV5</sub>			85		%

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Load Regulation, I <sub>OUT5</sub> = 100mA to 2.5A				0.2		%/A
Line Regulation, Vin = 3 to 4.2V, I <sub>OUT5</sub> = 1.5A				0.1		%/V
Rated output current	I <sub>MAX5</sub>	Reg3A<4:3>=11		2.5		A
Switch Current Limit	I <sub>CL5</sub>	0.5A step, default=4.5A	4		5.5	A
Minimum ON Time	T <sub>on5(min)</sub>			70		ns
Soft-start Time	t <sub>SS5</sub>			400		us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS5</sub>			250		ohm
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q5</sub>			250		uA
Auto switch load current between PWM and PFM	I <sub>PWM/PFM5</sub>			50		mA
Conversion Efficiency, (DCR<50mohm) Vin=3.8V,Vout=5V Iout=2.5A Iout=2A Iout=1.5A Iout=800mA Iout=500mA Iout=100mA Iout=10mA				80 85 89 93 94 90 71		%

### Ch6 : LD01 ( VCC\_TP)

Input supply voltage range	$V_{INPUT6}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT6}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}\text{C}$ )	$V_{OUT6}(\text{Default})$		3.234	3.300	3.366	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim85^{\circ}\text{C}$ )	$V_{OUT6}(\text{Default})$		3.201	3.300	3.399	V
Power Good threshold (Vout rising)	$V_{PG6}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV6}$			85		%
$V_{OUT}$ Load Regulation, $I_{OUT} = 1\text{mA}$ to $150\text{mA}$				0.005		%/mA

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
$V_{OUT}$ Line Regulation, $V_{IN6} = 3$ to $5V$ , $I_{OUT6} = 0.1A$				0.03		%/V
Power Supply Reject Ratio ( $f = 10kHz$ , $V_{OUT6}=3.3V$ )	PSRR6			50		dB
Output noise (10Hz to 100kHz, $V_{OUT6}=3.3V$ )	OUT <sub>NOISE</sub> 6			300		uVrms
Dropout voltage @ 150mA ( $V_{OUT6}=3.3V$ )	$V_{DROP6}$			200		mV
Rated output current	$I_{MAX6}$			150		mA
Operating Quiescent Current, No load, $V_{DD}=3.8V$	$I_{Q6}$			28		uA
Current Limit, $V_{OUT6} = V_{OUT6} \times 0.95$	$I_{CL6}$		250	300		mA
Soft-start Time	$t_{SS6}$			400		us
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS6}$			400		ohm
<b>Ch7: LD02 ( VCCA_33)</b>						
Input supply voltage range	$V_{INPUT7}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT7}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}C$ )	$V_{OUT7(Defa$ ult)		3.234	3.300	3.366	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim 85^{\circ}C$ )	$V_{OUT7(Defa$ ult)		3.201	3.300	3.399	V
Power Good threshold (Vout rising)	$V_{PG7}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV7}$			85		%
Output over voltage lockout (Vout rising)	$V_{OV7}$			125		%
$V_{OUT}$ Load Regulation, $I_{OUT} = 1mA$ to 150mA				0.005		%/mA
$V_{OUT}$ Line Regulation, $V_{IN7} = 3$ to $5V$ , $I_{OUT7} = 0.1A$				0.03		%/V
Power Supply Reject Ratio ( $f = 10kHz$ , $V_{OUT7}=3.3V$ )	PSRR7			50		dB
Output noise (10Hz to 100kHz, $V_{OUT7}=3.3V$ )	OUT <sub>NOISE</sub> 7			300		uVrms
Dropout voltage @ 150mA	$V_{DROP7}$			200		mV

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
(V <sub>OUT7</sub> =3.3V)						
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q7</sub>			28		uA
Rated output current	I <sub>MAX7</sub>			150		mA
Current Limit, V <sub>OUT7</sub> = V <sub>OUT7</sub> x 0.95	I <sub>CL7</sub>		250	300		mA
Soft-start Time	t <sub>SS7</sub>			400		us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS7</sub>			400		Ohm
<b>Ch8 : LD03 ( VDD_11)</b>						
Input supply voltage range	V <sub>INPUT7</sub>		2.7		5.5	V
V <sub>OUT</sub> Output Voltage Adjustable Range, 4bit (0.8V~2V, step=100mV, 2V~2.5V step=500mV)	V <sub>OUT8</sub>		0.8		2.5	V
V <sub>OUT</sub> Output Voltage, Default( T <sub>j</sub> =25℃ )	V <sub>OUT8</sub> (Default)		1.078	1.100	1.122	V
V <sub>OUT</sub> Output Voltage, Default( T <sub>j</sub> =-10~85℃ )	V <sub>OUT8</sub> (Default)		1.067	1.100	1.133	V
Power Good threshold (Vout rising)	V <sub>PG8</sub>			93		%
Output under voltage lockout (Vout falling)	V <sub>UV8</sub>			85		%
V <sub>OUT</sub> Load Regulation, I <sub>OUT</sub> = 1mA to 150mA				0.006		%/mA
V <sub>OUT</sub> Line Regulation, V <sub>IN8</sub> = 3 to 5V, I <sub>OUT8</sub> = 0.05A				0.015		%/V
Power Supply Reject Ratio (f = 10kHz, V <sub>OUT8</sub> =1.1V)	PSRR8			70		dB
Output noise (10Hz to 100kHz, V <sub>OUT8</sub> =1.1V)	OUT <sub>NOISE8</sub>			30		uVrms
Dropout voltage @ 100mA (V <sub>OUT8</sub> =2.5V)	V <sub>DROP8</sub>			200		mV
Rated output current	I <sub>MAX8</sub>			100		mA
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q8</sub>			52		uA
Current Limit, V <sub>OUT8</sub> = V <sub>OUT8</sub> x 0.95	I <sub>CL8</sub>		150	200		mA
Soft-start Time	t <sub>SS8</sub>			400		us
C <sub>OUT</sub> Discharge Switch ON	R <sub>DIS8</sub>			400		Ohm



# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Resistance						
<b>Ch9: LD04 ( VCC_25)</b>						
Input supply voltage range	$V_{INPUT9}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT9}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}\text{C}$ )	$V_{OUT9}(\text{Default})$		2.450	2.500	2.550	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim 85^{\circ}\text{C}$ )	$V_{OUT9}(\text{Default})$		2.425	2.500	2.575	V
Power Good threshold (Vout rising)	$V_{PG9}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV9}$			85		%
$V_{OUT}$ Load Regulation, $I_{OUT} = 1\text{mA}$ to 150mA				0.005		%/mA
$V_{OUT}$ Line Regulation, $V_{IN9} = 3$ to 5V, $I_{OUT9} = 0.15\text{A}$				0.03		%/V
Power Supply Reject Ratio ( $f = 10\text{kHz}$ , $V_{OUT9}=3.3\text{V}$ )	PSRR9			50		dB
Output noise (10Hz to 100kHz, $V_{OUT9}=3.3\text{V}$ )	$OUT_{NOISE9}$			300		$\mu\text{Vrms}$
Dropout voltage @ 150mA ( $V_{OUT9}=3.3\text{V}$ )	$V_{DROP9}$			200		mV
Operating Quiescent Current, No load, $V_{DD}=3.8\text{V}$	$I_{Q9}$			28		$\mu\text{A}$
Rated output current	$I_{MAX9}$			150		mA
Current Limit, $V_{OUT9} = V_{OUT9} \times 0.95$	$I_{CL9}$		250	300		mA
Soft-start Time	$t_{SS9}$			400		$\mu\text{s}$
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS9}$			400		Ohm
<b>Ch10 : LD05 ( VCC28_C1F)</b>						
Input supply voltage range	$V_{INPUT10}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT10}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}\text{C}$ )	$V_{OUT10}(\text{Default})$		2.744	2.800	2.856	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim 85^{\circ}\text{C}$ )	$V_{OUT10}(\text{Default})$		2.716	2.800	2.884	V

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Default( Tj=-10~85℃ )	ault)					
Power Good threshold (Vout rising)	V <sub>PG10</sub>			93		%
Output under voltage lockout (Vout falling)	V <sub>UV10</sub>			85		%
V <sub>OUT</sub> Load Regulation, I <sub>OUT</sub> = 1mA to 300mA				0.003		%/mA
V <sub>OUT</sub> Line Regulation, V <sub>IN10</sub> = 3 to 5V, I <sub>OUT10</sub> = 0.3A				0.01		%/V
Power Supply Reject Ratio (f = 10kHz, V <sub>OUT10</sub> =3.3V)	PSRR10			52		dB
Output noise (10Hz to 100kHz, V <sub>OUT10</sub> =3.3V)	OUT <sub>NOISE</sub> 10			300		uVrms
Dropout voltage @ 300mA (V <sub>OUT10</sub> =2.8V)	V <sub>DROP10</sub>			200		mV
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q10</sub>			28		uA
Rated output current	I <sub>MAX10</sub>			300		mA
Current Limit, V <sub>OUT10</sub> = V <sub>OUT10</sub> x 0.95	I <sub>CL10</sub>		350	500		mA
Soft-start Time	t <sub>SS10</sub>			400		us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS10</sub>			400		Ohm

### Ch11: LD06( VCC\_12)

Input supply voltage range	V <sub>INPUT11</sub>		2.7		5.5	V
V <sub>OUT</sub> Output Voltage Adjustable Range, 5bit(step=100mv)	V <sub>OUT11</sub>		0.8		2.5	V
V <sub>OUT</sub> Output Voltage, Default( Tj=25℃ )	V <sub>OUT11</sub> (Def ault)		1.176	1.200	1.224	V
V <sub>OUT</sub> Output Voltage, Default( Tj=-10~85℃ )	V <sub>OUT11</sub> (Def ault)		1.164	1.200	1.236	V
Power Good threshold (Vout rising)	V <sub>PG11</sub>			93		%
Output under voltage lockout (Vout falling)	V <sub>UV11</sub>			85		%
V <sub>OUT</sub> Load Regulation, I <sub>OUT</sub> = 1mA to 150mA				0.005		%/mA
V <sub>OUT</sub> Line Regulation, V <sub>IN11</sub> = 3 to 5V, I <sub>OUT11</sub> = 0.1A				0.015		%/V
Power Supply Reject Ratio (f =	PSRR11			70		dB

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
10kHz, $V_{OUT11}=3.3V$ )						
Output noise (10Hz to 100kHz, $V_{OUT11}=3.3V$ )	$OUT_{NOISE11}$			30		$\mu V_{rms}$
Dropout voltage @ 150mA ( $V_{OUT11}=2.5V$ )	$V_{DROP11}$			200		mV
Operating Quiescent Current, No load, $V_{DD}=3.8V$	$I_{Q11}$			52		$\mu A$
Rated output current	$I_{MAX11}$			150		mA
Current Limit, $V_{OUT11} = V_{OUT11} \times 0.95$	$I_{CL11}$		200	300		mA
Soft-start Time	$t_{SS11}$			400		$\mu s$
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS11}$			400		Ohm
<b>Ch12: LD07 ( VCC18_CIF)</b>						
Input supply voltage range f	$V_{INPUT12}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 5bit(step=100mv)	$V_{OUT12}$		0.8		2.5	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}C$ )	$V_{OUT12(Default)}$		1.764	1.800	1.836	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim 85^{\circ}C$ )	$V_{OUT12(Default)}$		-1.736	1.800	1.854	V
Power Good threshold (Vout rising)	$V_{PG12}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV12}$			85		%
$V_{OUT}$ Load Regulation, $I_{OUT} = 1mA$ to 300mA				0.005		%/mA
$V_{OUT}$ Line Regulation, $V_{IN12} = 3$ to 5V, $I_{OUT12} = 0.3A$				0.015		%/V
Power Supply Reject Ratio ( $f = 10kHz$ , $V_{OUT12}=3.3V$ )	$PSRR12$			65		dB
Output noise (10Hz to 100kHz, $V_{OUT12}=3.3V$ )	$OUT_{NOISE12}$			50		$\mu V_{rms}$
Dropout voltage @ 300mA ( $V_{OUT12}=2.5V$ )	$V_{DROP12}$			200		mV
Operating Quiescent Current, No load, $V_{DD}=3.8V$	$I_{Q12}$			48		$\mu A$
Rated output current	$I_{MAX12}$			300		mA
Current Limit, $V_{OUT12} = V_{OUT12} \times$	$I_{CL12}$		400	400		mA

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
0.95						
Soft-start Time	$t_{SS12}$			400		us
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS12}$			250		Ohm
<b>Ch13 : LD08 ( VCC33_WIFI )</b>						
Input supply voltage range	$V_{INPUT13}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT13}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}C$ )	$V_{OUT13(Default)}$		3.234	3.300	3.366	V
$V_{OUT}$ Output Voltage, Default( $T_j=-10\sim85^{\circ}C$ )	$V_{OUT13(Default)}$		3.201	3.300	3.399	V
Power Good threshold (Vout rising)	$V_{PG13}$			93		%
Output under voltage lockout (Vout falling)	$V_{UV13}$			85		%
$V_{OUT}$ Load Regulation, $I_{OUT} = 1mA$ to 150mA				0.003		%/mA
$V_{OUT}$ Line Regulation, $V_{IN13} = 3$ to 5V, $I_{OUT6} = 0.15A$				0.01		%/V
Power Supply Reject Ratio ( $f = 10kHz$ , $V_{OUT13}=3.3V$ )	PSRR13			50		dB
Output noise (10Hz to 100kHz, $V_{OUT13}=3.3V$ )	$OUT_{NOISE13}$			300		uVrms
Dropout voltage @ 300mA ( $V_{OUT13}=2.8V$ )	$V_{DROP13}$			200		mV
Operating Quiescent Current, No load, $V_{DD}=3.8V$	$I_{Q13}$			30		uA
Rated output current	$I_{MAX13}$			400		mA
Current Limit, $V_{OUT13} = V_{OUT13} \times 0.95$	$I_{CL13}$		500	600		mA
Soft-start Time	$t_{SS13}$			400		us
$C_{OUT}$ Discharge Switch ON Resistance	$R_{DIS13}$			400		Ohm
<b>Ch14 : LD09 ( VCC_SD )</b>						
Input supply voltage range	$V_{INPUT14}$		2.7		5.5	V
$V_{OUT}$ Output Voltage Adjustable Range, 4bit(step=100mv)	$V_{OUT14}$		1.8		3.4	V
$V_{OUT}$ Output Voltage, Default( $T_j=25^{\circ}C$ )	$V_{OUT14(Default)}$		3.234	3.300	3.366	V

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Default( Tj=25℃ )	ault)					
V <sub>OUT</sub> Output Voltage, Default ( Tj=-10~85℃ )	V <sub>OUT14Defa</sub> ult)		3.201	3.300	3.399	V
Power Good threshold (Vout rising)	V <sub>PG14</sub>			93		%
Output under voltage lockout (Vout falling)	V <sub>UV14</sub>			85		%
V <sub>OUT</sub> Load Regulation, I <sub>OUT</sub> = 1mA to 150mA				0.003		%/mA
V <sub>OUT</sub> Line Regulation, V <sub>IN14</sub> = 3 to 5V, I <sub>OUT14</sub> = 0.15A				0.01		%/V
Power Supply Reject Ratio (f = 10kHz, V <sub>OUT14</sub> =3.3V)	PSRR14			50		dB
Output noise (10Hz to 100kHz, V <sub>OUT13</sub> =3.3V)	OUT <sub>NOISE</sub> 14			300		uVrms
Dropout voltage @ 300mA (V <sub>OUT13</sub> =2.8V)	V <sub>DROP14</sub>			200		mV
Operating Quiescent Current, No load, V <sub>DD</sub> =3.8V	I <sub>Q14</sub>			30		uA
Rated output current	I <sub>MAX14</sub>			300		mA
Current Limit, V <sub>OUT14</sub> = V <sub>OUT14</sub> X 0.95	I <sub>CL14</sub>		400	500		mA
Soft-start Time	t <sub>SS14</sub>			400		us
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS14</sub>			400		Ohm
<b>Ch15 :SWITCH ( VCC_LCD)</b>						
Input supply voltage range	V <sub>INPUT15</sub>		2.7		5.5	V
Rated output current	I <sub>MAX15</sub>			300		mA
On resistance( Vgs=3V)				150		mohm
Current Limit	I <sub>CL15</sub>		400	500		mA
C <sub>OUT</sub> Discharge Switch ON Resistance	R <sub>DIS15</sub>			400		Ohm
<b>Ch16: H_5V ( HDMI_5V)</b>						
Input supply voltage range	V <sub>INPUT16</sub>		4.7		5.4	V
Rated output current	I <sub>MAX16</sub>			80		mA
<b>Ch17: OTG SWITCH</b>						
Input supply voltage range	V <sub>INPUT17</sub>		4.7		5.4	V
Rated output current	I <sub>MAX17</sub>			800		mA

# RK818

## Power Management System

PARAMETERS	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
output current limit	$I_{CL17}$	0.1A step, default=0.8A	0.7		1	A
<b>RTC</b>						
RTC Operating Voltage Range	$V_{IN}$		2.5		5.5	V
RTC Supply Current	$I_Q$			5	10	uA
CLK32OUT1 jitter (open drain) (always on)				100		ns
CLK32OUT1 duty cycle			40		60	%
CLK32OUT2 jitter (open drain)				100		ns
CLK32OUT2 duty cycle			40		60	%
<b>I2C INTERFACE TIMING</b>						
SCL clock frequency	$f_{SCL}$				400	kHz
SCL high time	$t_{HIGH}$		0.6			us
SCL low time	$t_{LOW}$		1.3			us
Data setup time	$t_{SU,DAT}$		0.1			us
Data hold time	$t_{HD,DAT1}$		0		0.1	us
Setup time for repeated start	$t_{SU,STA}$		0.1			us
HOLD time for start/repeated start	$t_{HD,STA}$		0.1			us
Bus free time between a stop and condition	$t_{BUF}$		1.3			us
Rise time of SCL/SDA	$t_r$		20 + 0.1C <sub>B</sub>		300	ns
Fall width of SCL/SDA	$t_f$		20 + 0.1C <sub>B</sub>		300	ns
Pulse width of suppressed spike	$t_{SP}$		0		50	ns
Capacitive load for each of bus line	C <sub>B2</sub>				400	pF

## 11 FUNCTIONAL DESCRIPTION

### 11.1 POWER UP/POWER DOWN

The RK818 can be powered by either a battery, or an external power supply through the USB port. When the PMIC is powered by a battery only, pressing the PWRON key powers up the PMIC. All the power channels start up at the default output voltages with a preset power up sequence, which has 2mS intervals between the channels. When the power up process is done, the NRESPWRON turns to high logic level to inform the processor that all the power rails are up and stable. And now the processor can communicate with the PMIC to

re-configure the output voltage of each power channel if needed.

To power down the PMIC, the processor needs to issue a “power down” signal through the I<sup>2</sup>C interface. Upon receiving the power down signal, the PMIC first saves all the information on the existing states, and then switches the NRESPWRON to low logic level. At this point, the power channels start to be turned off one after another with the power down sequence. If for any reason the processor fails to issue the power down signal, the PMIC can be powered off by “pressing and holding” the PWRON key.

In a case where a battery is the sole power supply and the PMIC is in off state, when an external power supply is plugged into the USB, the PMIC will first check to see if this is a valid power supply. If the power supply from the USB is valid, then the power channels are turned on and the battery is charged.

### 11.2 SWITCHING CHARGER

The RK818 has integrated a switch mode charger, which provides the functions like trickle current charging, constant current charging, constant voltage charging, charging termination, automatic recharging, battery temperature monitoring, charging timer and thermal feedback protection. The values of constant current and constant voltage charging can be set through I<sup>2</sup>C interface.

The input average current limit function allows as large as possible a charging current to be used without having to worry about the input current exceeding the maximum current allowed by the USB port. The input current limits can be configured through I<sup>2</sup>C interface. For example, when an USB port is used as the input, the input current limit can be configured to either 450mA, or 820mA, to meet the requirements of USB2.0 and USB3.0: respectively.

The charger also has a timer function which sets the maximum charging time for trickle, constant current and constant voltage charging, respectively. If the charging does not complete when a preset maximum charging time is reached, the charging is terminated.

The battery temperature can be monitored through the TS1 pin. A battery typically has a thermistor inside. The RK818 sinks a constant current into the thermistor and senses the voltage across the thermistor through an internal ADC. A safe charging temperature range is preset in the PMIC. The charging can proceed normally if the battery temperature falls within the preset range. If, however, the battery temperature goes either above the upper limit or below the lower limit of the preset range, the charging will pause until the battery temperature goes back in the preset range. If the value of the available thermistor is either too large or too small, a normal resistor can be connected in series or in parallel with the thermistor so that the sensed voltage fits the ADC's input range.

During Charging,  $V_{sys}$  will be set to 3.6V when the battery voltage is below 3.6V. This design is to guarantee that when an external power supply is plugged into the USB port to charge the battery while the battery voltage is low, the  $V_{sys}$  is already at 3.6V, which allows the PMIC to start up quickly without having to wait for the  $V_{sys}$  ramping up.

### 11.3 POWER PATH MANAGEMENT

A power path management function is integrated in the RK818, which, together with the accurate input current limit function, can provide intelligent power path control. In a power path control process, the PMIC gives the outputs, or the system loads, the highest priority of using the input power. The battery is getting charged only if the input power is greater than the output power required by the system loads. The intelligent power path control function automatically reduces the charging current when the output power required by the loads increases. In an extreme case where the required output power is greater than the input power, the charging current will be cut off and the battery will join the input power supply to provide power to the load. This is how the intelligent power path control works: As the system power loading increases, the PMIC will draw more input current from the power supply to meet the output power requirement while keep the charging current unchanged. If the system power loading continues to increase to the point where the input current limit is reached, then the PMIC will lower the charging current so that enough power still goes to the load. If the system power loading further increases and due to the input current limit, the input power can not meet the output power requirement, then the battery will start to discharge to supply power to the load together with the USB power supply. If for some reason the USB is unplugged, the battery will automatically switched in to take over the USB power supply and provide full power to the load. The wide power path loop bandwidth allows all the above mentioned power path switching transient to be quick and seamless and therefore no overshoot and notch occur at the system and output voltages.

To minimize the loss from the voltage drop along the current path when the battery is charged or discharged, a 50m $\Omega$  MOSFET is integrated in the RK818 to serve as a control switch as well as the power switch of the switching mode battery charger.

### 11.4 THERMAL FOLDBACK

Generally speaking, the higher the operating junction temperature is, the shorter the chip's life time. Therefore, keeping the operating junction temperature as low as possible is one of the keys in reliability design. The RK818 provides a thermal feedback protection function for



charging process. When the die temperature reaches a preset value, the PMIC will lower the charging current so as to keep the die temperature within an appropriate range. The life time of the PMIC equipped with this function can be reliably prolonged and no over-heat damage will occur.

### 11.5 BATTERY FUEL GAUGE

The RK818 provides an accurate battery fuel gauge. A 12-bit ADC is integrated in the RK818 to collect the information on the battery, such as battery voltage, charging/discharging status, battery temperature, etc. Using the proprietary algorithms and the information collected by the ADC, the battery fuel gauge can accurately calculate the battery capacity based on the charging/discharging characteristics of the battery preloaded in the system. The gauge then sends the battery capacity information to the processor through the I<sup>2</sup>C interface.

### 11.6 BUCK CONVERTERS

The RK818 provides four high current synchronous buck converters, which deliver up to 4A, 4A, 2.5A and 2.5A, respectively. An enhanced current mode architecture is used, which improves the transient response significantly. All output voltages can be adjusted dynamically during operation through DVS (Dynamic Voltage Scaling), which guarantees a linear and gradual voltage ramping up and down. A complete set of protection functions, such as short circuit protection, is implemented in the buck converters too.

The key parameters such as operating mode, output voltage, DVS change rate, and output current limit can be configured through the I<sup>2</sup>C interface.

### 11.7 BOOST CONVERTER

The synchronous boost converter has 2.5A current capability and is used to power the OTG and the HTMI5V. The OTG has a built-in current limiting switch, which can effectively protect the boost converter from being damaged if a short circuit occurs at the OTG port.

As the USB input port and the OTG output port share a same pin, when the USB port is being used as a power supply and charging the battery, the OTG switch is forbidden to be turned on. Only when there is no external power supply plugged into the USB port, can the OTG be turned on and serve as a power supply.

The key parameters such as operating mode, output voltage, and output current limit can be configured through the I<sup>2</sup>C interface.

### 11.8 LOW DROPOUT REGULATORS (LDOS)

The RK818 also integrates nine LDOs and one low  $R_{dson}$  switch, with four LDOs (Ch6, Ch7, Ch9 and Ch11) capable of providing up to 150mA and three LDOs (CH10, CH12 and CH14) providing maximum 300mA. The LDO on Ch8 is a low noise, high PSRR LDO which delivers up to 100mA current and the LDO on Ch14 has 400mA current capability. The parameters such as output voltage in the different operating modes can be adjusted through the I<sup>2</sup>C interface.

### 11.9 REAL TIME CLOCK (RTC)

The RK818 integrates a crystal oscillator buffer and a real time clock (RTC). The buffer works with an external 32.768kHz crystal oscillator. With the RTC function, the PMIC provides second/minute/hour/day/month/year information, alarm wake up as well as time calibration. The RK818 provides two channels of 32.768kHz clocks with open drain outputs, where one channel is constantly on and the other is enabled through I<sup>2</sup>C interface.

## 12 STATE MACHINE DESCRIPTION

### 12.1 STATE DIAGRAM




Figure 12-1 PMU State Diagram

OFF state: the PMIC is off. All channels are shut down.

ACTIVE state: the PMIC is on. All channels are on and operates as required by the system.

SLEEP state: the PMIC is in low power standby.

### 12.2 POWER ON ENABLE CONDITIONS

If none of the device power-on disable conditions is met, the following conditions are available to turn on and/or maintain the ON state of the device:

- PWRON signal is low for a period of time
- USB is plugged in. (PLUG\_IN\_INT goes to high level)
- RTC set time power on

### 12.3 POWER-ON DISABLE CONDITIONS

The PMIC will be powered off, or can not be powered on under the following conditions:

- PWRON signal keeps at low level longer than the long-press delay  $T_{DPWRONLP}$  and PWRON\_LP\_ACT is set to "0" (If it is set to "1", the PMIC will restart automatically after the it is shut down ) The interrupt corresponding to this condition is


PWRON\_LP\_INT in the INT\_STS\_REG register.

- The die temperature reaches the TSD threshold, in which case the TSD\_STS bit in the register THERMAL\_REG is set to “1”.
- Vsys is lower than UVLO threshold, in which case the VB\_UV\_STS bit in the register VB\_MON\_REG is set to “1”.
- Vsys is lower than the low voltage warning threshold which can be set with the VB\_LO\_SEL bit in the register VB\_MON\_REG, and the VB\_LO\_ACT bit is set to “0”.
- Vsys is higher than the over voltage protection threshold.
- The DEV\_OFF control bit is set to “1”. (DEV\_OFF is reset when the system is powered off).
- The temperature sensed at TS2 is either too high or too low. (To use TS2, a thermistor on a device to be monitored should be connected between TS2 and GND, and the ADC\_TS2\_EN bit in the register ADC\_CTRL\_REG must be set to “enable”. When the sensed voltage at TS2, which is saved in the register TS2\_ADC\_REG, is greater than the value in BAT\_LTS\_TS2\_REG or smaller than the value in BAT HTS\_TS2\_REG, the PMIC will be powered off.

## 12.4 SLEEP ENABLE CONDITIONS

- SLEEP signal is at high level
- Or DEV\_SLP control bit is set to “1”.
- And interrupt flag inactive (INT high): No non-masked interrupt pending

The SLEEP state can be controlled by programming DEV\_SLP and keeping the SLEEP state.



INT=1的条件：下面16种发生任意一种情况都会令INT=1

1. VOUT\_INT=1(if VOUT\_INT\_IM=0)
2. VB\_LO\_INT=1(if VB\_LO\_INT\_IM=0)
3. PWRON\_INT=1(if PWRON\_INT\_IM=0)
4. PWRON\_LP\_INT=1(if PWRON\_LP\_INT\_IM=0)
5. HOTDIE\_INT=1(if HOTDIE\_INT\_IM=0)
6. RTC\_ALARM\_INT=1(if RTC\_ALARM\_INT\_IM=0)
7. RTC\_PERIOD\_INT=1(if RTC\_PERIOD\_INT\_IM=0)
8. USB\_OV\_INT=1(if USB\_OV\_INT\_IM=0)
9. PLUG\_IN\_INT=1(if PLUG\_IN\_INT\_IM=0)
10. PLUG\_OUT\_INT=1(if PLUG\_OUT\_INT\_IM=0)
11. CHGOK\_INT=1(if CHGOK\_INT\_IM=0)
12. CHGTE\_INT=1(if CHGTE\_INT\_IM=0)
13. CHGTS1\_INT=1(if CHGTS1\_INT\_IM=0)
14. TS2\_INT=1(if TS2\_INT\_IM=0)
15. CHG\_CVTLIM\_INT=1(if CHG\_CVTLIM\_INT\_IM=0)
16. DISCHG\_ILIM\_INT=1(if DISCHG\_ILIM\_INT\_IM=0)

Figure 12-2 SLEEP enable control

### 13 POWER UP SEQUENCE

PROCESSOR TYPE			RK3188/RK3168/ RK3188M/RK3168M/ RK3028A/RK3028 /RK2928		Partial Customized BUCK1-4,LDO3-LDO5, LDO7		RK3066		Full Customized	
BOOT			11		10		01		00	
	Output Voltage Range	Maximum I <sub>out</sub>	Typical V <sub>out</sub>	Power Up Sequence	Typical V <sub>out</sub>	Power Up Sequence	Typical V <sub>out</sub>	Power Up Sequence	Typical V <sub>out</sub>	Power Up Sequence
BUCK1	0.7V-1.5V ( step 25mV)	2A	1.1V	3	OTP	OTP	1.2V	3	OTP	OTP
BUCK2	0.7V-1.5V ( step 25mV)	2A	1.1V	1	OTP	OTP	1.2V	1	OTP	OTP
BUCK3	setting by external resistors	1.0A	1.2V	4	1.2V	OTP	1.2V	4	1.2V	OTP
BUCK4	1.8V-3.6V(step 0.1V)	1.5A	3.0V	1	OTP	OTP	3.0V	1	OTP	OTP
LDO1	1.8V-3.4V	150mA	3.3V	x	3.3V	x	3.3V	x	OTP	OTP
LDO2	1.8V-3.4V	150mA	3.0V	x	3	x	3.0V	x	OTP	OTP
LDO3	0.8V-2.5V	100mA	1.1V	1	OTP	OTP	1.1V	1	OTP	OTP

<b>LDO4</b>	1.8V-3.4V	100mA	2.5V	x	OTP	OTP	2.5V	2	OTP	OTP
<b>LDO5</b>	1.8V-3.4V	300mA	3V	1	OTP	OTP	3.0V	2	OTP	OTP
<b>LDO6</b>	0.8V-2.5V	150mA	1.2V	x	1.2V	x	1.1V	x	OTP	OTP
<b>LDO7</b>	0.8V-2.5V	300mA	1.8V	2	OTP	OTP	1.8	2	OTP	OTP
<b>LDO8</b>	1.8V-3.4V	400mA	1.8V	x	1.8V	x	1.8V	x	OTP	OTP
<b>LDO9</b>	1.8V-3.4V	300mA	3.0V	4	3.0V	5	3.0V	4	OTP	OTP
<b>SWITCH</b>	3V	300mA	3.0V	x	3.0V	x	3.0V	x	x	OTP
<b>OTG</b>	4.7V-5.4V(step 0.1V)	800mA	5V	x	5V	x	5V	x	x	x
<b>HDMI_5V</b>	4.7V-5.4V(step 0.1V)	80mA	5V	x	5V	x	5V	x	x	x

Table 4 Power up/down Sequence

### 13.1 BOOT1=1: BOOT0 = 1




Figure 13-1 Power up/down sequence: BOOT1=1, BOOT0=1

## 13.2 BOOT1=0: BOOT0 = 1




Figure 13-2 Power up/down sequence, BOOT1=0: BOOT0=1

## 13.3 BOOT1=1: BOOT0 = 0

In the “10” mode, 9 power channels are powered up, which are BUCK1- BUCK4, LDO3-LDO5 and LDO7. The power up sequence and the default output voltage of these 9 channels can be configured through OTP. The default output voltage of the BUCK3 can also be set by the external resistors. The default output voltage of the LDO9 is 3V.



### 13.4 BOOT1=0: BOOT0 = 0

In the mode of “00”, 14 power channels are powered up, among which, the power up sequence and the default voltage of the BUCK1-4, LDO1-9 and the SWITCH can be configured through OTP. Again, The default output voltage of the BUCK3 can also be set by the external resistors. The voltage of the SWITCH is the same as the input supply.

### 13.5 BOOT TIMING CHARACTERISTICS

PARAMETERS	DESCRIPTION	MIN	TYP	MAX	UNIT
$T_{ona}$	power on enable to system ready and reference ready delay				us
$T_{on1}$	Reference and system ready to boost enable delay		$66 \times t_{CK32K}$		us
$T_{on2}$	Boost enable delay to 1st channel enable delay		$66 \times t_{CK32K}$		us
$T_{on3}$	1st channel enable to 2st channel enable delay		$66 \times t_{CK32K}$		us
$T_{on4}$	2nd channel enable to 3rd channel enable delay		$66 \times t_{CK32K}$		us
$T_{on5}$	3rd channel enable to 4th channel enable delay		$66 \times t_{CK32K}$		us
$T_{on6}$	4th channel enable to NRESPWRON rising edge delay		50		ms
$t_{off1}$	PWRON disable to NRESPWRON falling delay		$1 \times t_{CK32K}$		us
$T_{off2}$	NRESPWRON falling delay to supplies disable delay		2		ms
$T_{off3}$	Other supplies disable to boost disable		2		ms
$T_{off4}$	Supplies disable to house-keeping disable delay		$1 \times t_{CK32K}$		us

Table 5 BOOT Timing Characteristics

## 14 POWER CONTROL TIMING

### 14.1 DEVICE TURN-ON WITH USB PLUG\_IN




Figure 14-1 Turn on sequence when USB is plugged in (PLUG\_IN\_INT triggered power on enable)

### 14.2 POWER CONTROL TIMING WHEN POWERED BY BAT

$V_{bat}=V_{sys}$ , as shown in the Figure 14-2




Figure 14-2 Power Control Timing with VIN Falling

### 14.3 TIMING CHARACTERISTICS

( USB or Vsys rising, falling and plug-in)

Parameter	Description	Min	Typ	Max	Unit
$T_{dbVB\_LOF}$	VB_LO falling-edge debouncing delay		2		ms
$T_{dONT}$	Total power on delay time(ton1~ton6)		62		ms
$T_{dbVB\_LOR}$	VB_LO rising-edge debouncing delay		2		ms
$T_{dVB\_UVF}$	VB_UV falling-edge debouncing delay		2		ms
$T_{dOFFT}$	Total power off delay time		2		ms
$T_{dbPLUG\_IN}$	USB plug-in debouncing delay		100		ms
$T_{dbPLUG\_OUT}$	USB plug-out debouncing delay		100		ms

Table 6 Timing characteristics of USB and VSYS voltages

## 14.4 DEVICE STATE CONTROL THROUGH PWRON SIGNAL




Figure 14-3 PWRON turn on/DEV\_OFF turn off (DEV\_OFF software power off signal comes before  $t_{off1}$ )




Figure 14-4 PWRON long press turn off (Register setting Reg4B<6>=0: Long press turning off  
Reg4B<5:4>=0: Long press time set to 6S)

## 14.5 TIMING CHARACTERISTICS (PWRON, DEV\_OFF)

Parameter	Description	Min	Typ	Max	Unit
$T_{dbPWRONF}$	PWRON falling-edge debouncing delay		500		ms
$T_{dONT}$	Total power on delay time(ton1~ton6)		62		ms
$T_{dPWRONLP}$	PWRON long press delay to interrupt (PWRON falling edge to PWRON_LP_INT=1)		4		s
$T_{dPWRONLPTO}$	PWRON long press delay to turn off (PWRON falling edge to NRESPWRON falling edge)		6		s
toff1	POWER ON disable to NRESPWRON falling delay		$1 \times t_{CK32K}$		us
Toff2	NRESPWRON falling delay to supplies disable delay		2		ms
$T_{dOFFT}$	total power off delay time		2		ms

Table 7 PWRON/DEV\_OFF timing characteristics

## 14.6 SLEEP STATE CONTROL




Table 14-5 SLEEP/ACTIVE Transition Timing

## 14.7 TIMING CHARACTERISTICS (SLEEP)

Parameter	Description	Min	Typ	Max	Unit
$T_{dbACT2SLP}$	SLEEP falling-edge debouncing delay		$3 \times t_{ck32k}$		us
$T_{dbSLP2ACT}$	SLEEP rising-edge debouncing delay		$3 \times t_{ck32k}$		us
$T_{dSLPON}$	Delay to turn on enable after SLEEP rising-edge debouncing		$1 \times t_{ck32k}$		us

Table 8 SLEEP Timing Characteristics

## 15 REGISTER DEFINITION

### 15.1 REGISTER MAP

HEX ADDRESS	FUNCTION DESCRIPTION	R/W	DEFAULT/ RESET
<b>RTC REGISTERS</b>			
00	SECONDS REG	RW	00
01	MINUTES REG	RW	50
02	HOURS REG	RW	08
03	DAYS_REG	RW	21
04	MONTHS_REG	RW	01
05	YEARS_REG	RW	13
06	WEEKS_REG	RW	01
08	ALARM_SECONDS_REG	RW	00
09	ALARM_MINUTES_REG	RW	00
0A	ALARM_HOURS_REG	RW	00
0B	ALARM_DAYS_REG	RW	01
0C	ALARM_MONTHS_REG	RW	01
0D	ALARM_YEARS_REG	RW	00
10	RTC_CTRL_REG	RW	00
11	RTC_STATUS_REG	RW	82
12	RTC_INT_REG	RW	00
13	RTC_COMP_LSB_REG	RW	00
14	RTC_COMP_MSB_REG	RW	00
<b>RESERVED REGISTERS</b>			
0E	RESERVED	RW	00

# RK818

## Power Management System

0F	RESERVED	RW	00
15	RESERVED	RW	00
16	RESERVED	RW	00
17	RESERVED	RW	00
18	RESERVED	RW	00
<b>MISC REGISTERS</b>			
20	CLK32KOUT_REG	RW	00
21	VB_MON_REG	RW	06
22	THERMAL_REG	RW	00
<b>POWER CHANNEL CONTROL/MONITOR REGISTERS</b>			
23	DCDC_EN_REG	RW	boot
24	LDO_EN_REG	RW	boot
25	SLEEP_SET_OFF_REG1	RW	00
26	SLEEP_SET_OFF_REG2	RW	00
27	DCDC_UV_STS_REG	RO	00
28	DCDC_UV_ACT_REG	RW	1F
29	LDO_UV_STS_REG	RO	00
2A	LDO_UV_ACT_REG	RW	FF
2B	DCDC_PG_REG	RO	00
2C	LDO_PG_REG	RO	00
2D	VOUT_MON_TDB_REG	RW	02
<b>POWER CHANNEL CONFIGURATION REGISTERS</b>			
2E	BUCK1_CONFIG_REG	RW	01
2F	BUCK1_ON_VSEL	RW	boot
30	BUCK1_SLP_VSEL	RW	00
31	BUCK1_DVS_VSEL	RW	00
32	BUCK2_CONFIG_REG	RW	01
33	BUCK2_ON_VSEL	RW	boot
34	BUCK2_SLP_VSEL	RW	00
35	BUCK2_DVS_VSEL	RW	00
36	BUCK3_CONFIG_REG	RW	01
37	BUCK4_CONFIG_REG	RW	00
38	BUCK4_ON_VSEL	RW	boot
39	BUCK4_SLP_VSEL_REG	RW	00
3A	BOOST_CONFIG_REG	RW	09
3B	LDO1_ON_VSEL_REG	RW	boot
3C	LDO1_SLP_VSEL_REG	RW	00
3D	LDO2_ON_VSEL_REG	RW	boot
3E	LDO2_SLP_VSEL_REG	RW	00

## Power Management System

3F	LDO3_ON_VSEL_REG	RW	boot
40	LDO3_SLP_VSEL_REG	RW	00
41	LDO4_ON_VSEL_REG	RW	boot
42	LDO4_SLP_VSEL_REG	RW	00
43	LDO5_ON_VSEL_REG	RW	boot
44	LDO5_SLP_VSEL_REG	RW	00
45	LDO6_ON_VSEL_REG	RW	boot
46	LDO6_SLP_VSEL_REG	RW	00
47	LDO7_ON_VSEL_REG	RW	boot
48	LDO7_SLP_VSEL_REG	RW	00
49	LDO8_ON_VSEL_REG	RW	boot
4A	LDO8_SLP_VSEL_REG	RW	00
4B	DEVCTRL_REG	RW	00
<b>INTERRUPT REGISTERS</b>			
4C	INT_STS_REG1	RW	00
4D	INT_STS_MSK_REG1	RW	00
4E	INT_STS_REG2	RW	00
4F	INT_STS_MSK_REG2	RW	00
50	IO_POL_REG	RW	06
<b>BOOST/OTG/DCDC CURRENT LIMIT REGISTERS</b>			
52	H5V_EN_REG	RW	00
53	SLEEP_SET_OFF_REG3	RW	00
54	BOOST_LDO9_ON_VSEL_REG	RW	
55	BOOST_LDO9_SLP_VSEL_REG	RW	60
56	BOOST_CTRL_REG	RW	00
90	DCDC_ILMAX	RW	55
<b>CHARGING CONTROL REGISTERS</b>			
9A	CHRG_COMP_REG	RW	00
A0	SUP_STS_REG	RW	0C
A1	USB_CTRL_REG	RW	
A3	CHRG_CTRL_REG1	RW	B5
A4	CHRG_CTRL_REG2	RW	4A
A5	CHRG_CTRL_REG3	RW	02
A6	OTG_ILIM_REG BAT_CTRL_REG	RW	8C
A8	BAT_HTS_TS1_REG	RW	00
A9	BAT_LTS_TS1_REG	RW	FF
AA	BAT_HTS_TS2_REG	RW	00



**Power Management System**

AB	BAT_LTS_TS2_REG	RW	FF
AC	TS_CTRL_REG	RW	8F
AD	ADC_CTRL_REG	RW	00
AE	ON_SOURCE	RO	00
AF	OFF_SOURCE	RO	00
<b>BATTERY FUEL GAUGE REGISTER</b>			
B0	GGCON	RW	4A
B1	GGSTS	RW	40
B2	FRAME_SMP_INTERV_REG	RW	01
B3	AUTO_SLP_CUR_THR_REG	RW	40
B4	GASCNT_CAL_REG3	RW	00
B5	GASCNT_CAL_REG2	RW	00
B6	GASCNT_CAL_REG1	RW	00
B7	GASCNT_CAL_REG0	RW	00
B8	GASCNT3	R	00
B9	GASCNT2	R	00
BA	GASCNT1	R	00
BB	GASCNT0	R	00
BC	BAT_CUR_AVG_REGH	R	00
BD	BAT_CUR_AVG_REGL	R	00
BE	TS1_ADC_REGH	R	00
BF	TS1_ADC_REGL	R	00
C0	TS2_ADC_REGH	R	00
C1	TS2_ADC_REGL	R	00
C2	BAT_OCV_REGH	R	00
C3	BAT_OCV_REGL	R	00
C4	BAT_VOL_REGH	R	00
C5	BAT_VOL_REGL	R	00
C6	RELAX_ENTRY_THRES_REGH	RW	00
C7	RELAX_ENTRY_THRES_REGL	RW	60
C8	RELAX_EXIT_THRES_REGH	RW	00
C9	RELAX_EXIT_THRES_REGL	RW	60
CA	RELAX_VOL1_REGH	R	00
CB	RELAX_VOL1_REGL	R	00
CC	RELAX_VOL2_REGH	R	00
CD	RELAX_VOL2_REGL	R	00

## Power Management System

CE	BAT_CUR_R_CALC_REGH	R	00
CF	BAT_CUR_R_CALC_REGL	R	00
D0	BAT_VOL_R_CALC_REGH	R	00
D1	BAT_VOL_R_CALC_REGL	R	00
D2	CAL_OFFSET_REGH	RW	7F
D3	CAL_OFFSET_REGL	RW	FF
D4	NON_ACT_TIMER_CNT_REGL	R	00
D5	VCALIB0_REGH	R	00
D6	VCALIB0_REGL	R	00
D7	VCALIB1_REGH	R	00
D8	VCALIB1_REGL	R	00
DD	IOFFSET_REGH	R	00
DE	IOFFSET_REGL	R	00
<b>DATA REGISTERS</b>			
DF	DATA0	RW	00
E0	DATA1	RW	00
E1	DATA2	RW	00
E2	DATA3	RW	00
E3	DATA4	RW	00
E4	DATA5	RW	00
E5	DATA6	RW	00
E6	DATA7	RW	00
E7	DATA8	RW	00
E8	DATA9	RW	00
E9	DATA10	RW	00
EA	DATA11	RW	00
EB	DATA12	RW	00
EC	DATA13	RW	00
ED	DATA14	RW	00
EE	DATA15	RW	00
EF	DATA16	RW	00
F0	DATA17	RW	00
F1	DATA18	RW	00
F2	DATA19	RW	00

**NOTE:** Addresses of 60h through 9Fh (except for 9Ah) are for OTP. F3h through FFh are for OTP registers, read/write on these registers is forbidden.

### 15.2 REGISTER DESCRIPTION

#### 15.2.1 RTC REGISTER

##### 15.2.1.1 SECONDS\_REG : RTC SECOND REGISTER

ADDRESS: 00H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	SEC1			SEC0			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7	Reserved
Bit 6-4	Set the second digit of the RTC seconds (0-5)
Bit 3-0	Set the first digit of the RTC seconds (0-9)
Note	BCD coding from 00 to 59

##### 15.2.1.2 MINUTES\_REG : RTC MINUTE REGISTER

ADDRESS: 01H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	MIN1			MIN0			
DEFAULT	0	1	0	1	0	0	0	0

#### DESCRIPTION

Bit 7	Reserved
Bit 6-4	Set the second digit of the RTC minutes (0-5)
Bit 3-0	Set the first digit of the RTC minutes (0-9)
Note	BCD coding from 00 to 59

##### 15.2.1.3 HOURS\_REG : RTC HOUR REGISTER

ADDRESS: 02H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	PM/AM	RESV	HOUR1		HOUR0			
DEFAULT	0	0	0	0	1	0	0	0

#### DESCRIPTION

- Bit 7 Set PM or AM: Only used in PM-AM mode, 1: PM. 0:AM.  
 Bit 6 Reserved  
 Bit 5-4 Set the second digit of the RTC hours  
 Bit 3-0 Set the first digit of the RTC hours  
 Note HOUR1/0 BCD coding from 0 to 11/23

#### 15.2.1.4 DAYS\_REG : RTC DAY REGISTER

ADDRESS: 03H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	DAY1		DAY0			
DEFAULT	0	0	1	0	0	0	0	1

#### DESCRIPTION

- Bit 7-6 Reserved  
 Bit 5-4 Set the second digit of the RTC days  
 Bit 3-0 Set the first digit of the RTC days  
 Note BCD coding from 0 to 28/29/30/31

#### 15.2.1.5 MONTHS\_REG : RTC MONTH REGISTER

ADDRESS: 04H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	MONTH1	MONTH0			
DEFAULT	0	0	0	0	0	0	0	1

#### DESCRIPTION

- Bit 7-5 Reserved  
 Bit 4 Set the second digit of the RTC months  
 Bit 3-0 Set the first digit of the RTC months  
 Note BCD coding from 01 to 12

#### 15.2.1.6 YEARS\_REG : RTC YEAR REGISTER

ADDRESS: 05H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	YEAR1				YEAR0			
DEFAULT	0	0	0	1	0	0	1	1

**DESCRIPTION**

Bit 7-5 Set the second digit of the RTC years  
 Bit 3-0 Set the first digit of the RTC years  
 Note BCD coding from 00 to 99

**15.2.1.7 WEEKS\_REG : RTC WEEK REGISTER**

ADDRESS: 06H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	WEEK		
DEFAULT	0	0	0	0	0	0	0	1

**DESCRIPTION**

Bit 7-3 Reserved  
 Bit 3-0 Set the second digit of the RTC weeks  
 Note BCD coding from 1 to 7

**ALARM\_SECONDS\_REG : RTC ALARM SECOND REGISTER**

ADDRESS: 08H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	ALARM_SEC1			ALARM_SEC0			
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7 Reserved  
 Bit 6-4 Set the second digit of the RTC alarm seconds  
 Bit 3-0 Set the first digit of the RTC alarm seconds  
 Note BCD coding from 00 to 59

**15.2.1.8 ALARM\_MINUTES\_REG : RTC ALARM MINUTE REGISTER**

ADDRESS: 09H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	ALARM_MIN1			ALARM_MIN0			
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

- Bit 7      Reserved  
 Bit 6-4    Set the second digit of the RTC alarm minutes  
 Bit 3-0    Set the first digit of the RTC alarm minutes  
 Note      BCD coding from 00 to 59

#### 15.2.1.9 ALARM\_HOURS\_REG : RTC ALARM HOUR REGISTER

ADDRESS: 0AH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ALARM_PM_AM	RESV	ALARM_HOUR1	ALARM_HOUR0				
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

- Bit 7      Set PM) or AM: only used in PM-AM mode, 1: PM. 0:AM.  
 Bit 6      Reserved  
 Bit 5-4    Set the second digit of the RTC alarm hours  
 Bit 3-0    Set the first digit of the RTC alarm hours  
 Note      HOUR1/0 BCD coding from 0 to 11/23

#### 15.2.1.10 ALARM\_DAYS\_REG : RTC ALAR DAY REGISTER

ADDRESS: 0BH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	ALARM_DAY1	ALARM_DAY0				
DEFAULT	0	0	0	0	0	0	0	1

#### DESCRIPTION

- Bit 7-6    Reserved  
 Bit 5-4    Set the second digit of the RTC alarm days  
 Bit 3-0    Set the first digit of the RTC alarm days  
 Note      BCD coding from 0 to 28/29/30/31

#### 15.2.1.11 ALARM\_MONTHS\_REG : RTC ALARM MONTH REGISTER

ADDRESS: 0CH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	ALARM_MONTH1	ALARM_MONTH0			
DEFAULT	0	0	0	0	0	0	0	1

### DESCRIPTION

- Bit 7-5 Reserved  
 Bit 4 Set the second digit of the RTC alarm months  
 Bit 3-0 Set the first digit of the RTC alarm months  
 Note BCD coding from 01 to 12

#### 15.2.1.12 ALARM\_YEARS\_REG : RTC ALARM YEAR REGISTER

ADDRESS: 0DH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ALARM_YEAR1				ALARM_YEAR0			
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7-5 Set the second digit of the RTC alarm years  
 Bit 3-0 Set the first digit of the RTC alarm years  
 Note BCD coding from 00 to 99

#### 15.2.1.13 RTC\_CTRL\_REG : RTC CONTROL REGISTER

ADDRESS: 10H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RTC_READ_SEL	GET_TIME	SET_32_COUNTER	TEST_MODE	AMPM_MODE	AUTO_COMP	ROUND_30S (Auto Clr)	STOP_RTC
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 RTC\_READ\_SEL: 0: Read access directly to dynamic registers.  
 1: Read access to static shadowed registers.  
 Bit 6 GET\_TIME: Rising transition of this register transfers dynamic registers into static shadowed registers..  
 Bit 5 SET\_32\_COUNTER: 1: Set the 32Khz counter with COMP\_REG value. It must only be used when the RTC is frozen.  
 Bit 4 TEST\_MODE: 1: Test mode (Auto compensation is enabled when the 32kHz counter reaches at its end)  
 Bit 3 AMPM\_MODE: 0: 24 hours mode.  
 1: 12 hours mode (PM-AM mode)  
 Bit 2 AUTO\_COMP: 0: No auto compensation RW0.  
 1: Auto compensation enabled

## Power Management System

- Bit 1 ROUND\_30S: 1: When “1” is written, the time is rounded to the closest minute in the next second, and is self-cleared after rounding.
- Bit 0 STOP\_RTC: 0: RTC is running.  
1: RTC is frozen.  
RTC\_time can only be changed during RTC frozen.

### 15.2.1.14 RTC\_STATUS\_REG : RTC STATUS REGISTER

ADDRESS: 11H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	POWER_UP (Write 1 Clr)	ALARM (Write 1 Clr)	EVENT_1D (Write 1 Clr)	EVENT_1H (Write 1 Clr)	EVENT_1M (Write 1 Clr)	EVENT_1S (Write 1 Clr)	RUN (RO)	RESV
DEFAULT	1	0	0	0	0	0	1	0

#### DESCRIPTION

- Bit 7 POWER\_UP: POWER\_UP is set by a reset, is cleared by writing one in this bit.
- Bit 6 ALARM: Indicates that an alarm interrupt has been generated (bit clear by writing 1) The alarm interrupt keeps its low level, until the micro-controller writes 1 in the ALARM bit of the RTC\_STATUS register. The timer interrupt is a low-level pulse (15 μs duration).
- Bit 5 EVENT\_1D: One day has occurred
- Bit 4 EVENT\_1H: One hour has occurred
- Bit 3 EVENT\_1M: One minute has occurred
- Bit 2 EVENT\_1S :One second has occurred
- Bit 1 RUN: 0: RTC is frozen. 1: RTC is running. This bit shows the real state of the RTC
- Bit 0 RESEVERED

### 15.2.1.15 RTC\_INT\_REG : RTC INTERRUPT REGISTER

ADDRESS: 12H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	INT_SLEEP_MASK_EN	INT_ALARM_EN	INT_TIMER_EN	EVERY	
DEFAULT	0	0	0	0	0	0	0	0



#### DESCRIPTION

- Bit 7-5 RESEVERED
- Bit 4 INT\_SLEEP\_MASK\_EN:  
1: Mask periodic interrupt while the device is in SLEEP mode  
0: Normal mode, no interrupt masked.
- Bit 3 INT\_ALARM\_EN: Enable one interrupt when the alarm value is reached  
1: Enable  
0: Disable
- Bit 2 INT\_TIMER\_EN: Enable periodic interrupt
- Bit 1-0 EVERY: 00: every second 01: every minute 10: every hour 11: every day

#### 15.2.1.16 RTC\_COMP\_LSB\_REG : RTC COMPENSATION LSB REGISTER

ADDRESS: 13H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RTC_COMP_LSB							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

- Bit7-0 This register contains the number of 32-kHz periods to be added into the 32KHz counter every hour [LSB]

#### 15.2.1.17 RTC\_COMP\_MSB\_REG : RTC COMPENSATION MSB REGISTER

ADDRESS: 14H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RTC_COMP_MSB							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

- Bit7-0 This register contains the number of 32-kHz periods to be added into the 32KHz counter every hour [MSB]

## 15.2.2 MISC REGISTERS

### 15.2.2.1 CLK32KOUT\_REG : RTC 32KHz CLOCK OUTPUT REGISTER

ADDRESS: 20H					TYPE: RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESERVED						CLK32KOUT2_FUN	CLK32KOUT2_EN
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

- Bit 7-2 RESERVED
- Bit 1 CLK32KOUT2\_FUN: CLK32KOUT2 pin functional definition  
0: 32.768K clock output  
1: Recovery function
- Bit 0 CLK32KOUT2\_EN: If CLK32KOUT2\_FUN=0, then  
1: CLK32KOUT2 is enabled  
0: CLK32KOUT2 is disabled

### 15.2.2.2 VB\_MON\_REG : BATTERY VOLTAGE MONITOR REGISTER

ADDRESS: 21H					TYPE: RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	PLUG_IN_STS (RO)	VB_UV_STS (RO)	VB_LO_ACT	VB_LO_STS (RO)	VB_LO_SEL		
DEFAULT	0	0	0	1	0	1	0	0

#### DESCRIPTION

- Bit 7 RESERVED
- Bit 6 PLUG\_IN\_STS: charger plug-in event occurs(DC PIN voltage >3.8V)  
0: no charger plug in  
1: charger plugged in  
This bit is read only
- Bit 5 VB\_UV\_STS: Battery under voltage lockout status(shut down system if the bit=1)  
This bit is read only
- Bit 4 VB\_LO\_ACT: VBAT low action  
0: shut down system  
1: insert interrupt
- Bit 3 VB\_LO\_STS: Battery low voltage status

0: VBAT>VB\_LO\_SEL

1: VBAT<VB\_LO\_SEL

This bit is read only

Bit 2-0 VB\_LO\_SEL: Battery low voltage threshold

000~111: 2.8V~ 3.5V, step=100mV

### 15.2.2.3 THERMAL\_REG : THERMAL CONTROL REGISTER

ADDRESS: 22H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	TSD_TEMP	HOTDIE_TEMP		HOTDIE_STS (RO)	TSD_STS (RO)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-5 Reserved

Bit 4 TSD\_TEMP: Thermal shutdown temperture threshold

0: 140℃;

1: 160℃

Bit 3-2 HOTDIE\_TEMP: Hot-die temperature threshold

00: 85℃; 01: 95℃; 10: 105℃; 11: 115℃;

Bit 1 HOTDIE\_STS: Hot-die warning

This bit is read only bit.

Bit 0 TSD-STS: Thermal shut down

### 15.2.3 POWER CHANNEL CONTROL/MONITOR REGISTERS

#### 15.2.3.1 DCDC\_EN\_REG : DC-DC CONVERTER ENABLE REGISTER

ADDRESS: 23H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	OTG_EN	SWITCH_EN	LDO9_EN	BOOST_EN	BUCK4_EN	BUCK3_EN	BUCK2_EN	BUCK1_EN
DEFAULT	Boot							

#### DESCRIPTION

Bit 7 OTG\_EN, OTG enable

1: Enable

0: Disable

- Bit 6      DEFAULT value is set by boot.  
SWITCH\_EN: SWITCH enable  
1: Enable  
0: Disable
- Bit 5      DEFAULT 由 bootSet.  
LDO9\_EN: LDO9 enable  
1: Enable  
0: Disable
- Bit 4      DEFAULT value is set by boot.  
BOOST\_EN: BOOST enable  
1: Enable  
0: Disable
- Bit 3-0    The default value is set by boot.  
BUCK(n)\_EN: BUCKn enable  
1: Enable  
0: Disable  
The default value is set by boot.

### 15.2.3.2 LDO\_EN\_REG : LDO ENABLE REGISTER

ADDRESS: 24H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_ EN	LDO7_ EN	LDO6_ EN	LDO5_ EN	LDO4_ EN	LDO3_ EN	LDO2_ EN	LDO1_ EN
DEFAULT	Boot							

### DESCRIPTION

- Bit 7-0    LDO<sub>n</sub>: LDO(n) enable  
1: Enable  
0: Disable  
The default value is set by boot.

### 15.2.3.3 SLEEP\_SET\_OFF\_REG1 : SLEEP SET OFF REGISTER #1

ADDRESS: 25H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

## Power Management System

SYMBOL	OTG_S LP_SE T_OFF	SWITCH_ SLP_SET_ OFF	LDO9_SLP LP_SET_O _SET_OFF	BOOST_S LP_SET_O FF	BUCK4_S LP_SET_O FF	BUCK3_S LP_SET_O FF	BUCK2_S LP_SET_O FF	BUCK1_ SLP_SE T_OFF
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7     1: OTG is set off in sleep mode  
          0: No effect.
- Bit 6     1: Switch is set off in sleep mode  
          0: No effect.
- Bit 5     1: LDO9 is set off in sleep mode  
          0: No effect.
- Bit 4     1: The boost converter is set off in sleep mode  
          0: No effect.
- Bit 3     1: Buck4 is set off in sleep mode  
          0: No effect.
- Bit 2     1: Buck3 is set off in sleep mode  
          0: No effect.
- Bit 1     1: Buck2 is set off in sleep mode  
          0: No effect.
- Bit 0     1: Buck1 is set off in sleep mode  
          0: No effect.

#### 15.2.3.4 SLEEP\_SET\_OFF\_REG2 : SLEEP SET OFF REGISTER #2

ADDRESS: 26H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_S LP_SET_ OFF	LDO7_S LP_SET_ OFF	LDO6_S LP_SET_ OFF	LDO5_S LP_SET_ OFF	LDO4_S LP_SET_ OFF	LDO3_S LP_SET_ OFF	LDO2_S LP_SET_ OFF	LDO1_S LP_SET_ OFF
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7     1: LDO8 is set off in sleep mode  
          0: No effect.
- Bit 6     1: LDO7 is set off in sleep mode  
          0: No effect.
- Bit 5     1: LDO6 is set off in sleep mode

- 0: No effect.
- Bit 4 1: LDO5 is set off in sleep mode  
0: No effect.
- Bit 3 1: LDO4 is set off in sleep mode  
0: No effect.
- Bit 2 1: LDO3 is set off in sleep mode  
0: No effect.
- Bit 1 1: LDO2 is set off in sleep mode  
0: No effect.
- Bit 0 1: LDO1 is set off in sleep mode  
0: No effect.

### 15.2.3.5 DCDC\_UV\_STS\_REG : DC-DC UNDER VOLTAGE STATUS REGISTER

ADDRESS: 27H				TYPE: RO				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	OTG_UV_STS	H5V_UV_STS	LDO9_UV_STS	BOOST_UV_STS	BUCK4_UV_STS	BUCK3_UV_STS	BUCK2_UV_STS	BUCK1_UV_STS
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 OTG\_UV\_STS: OTG under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 6 H5V\_UV\_STS: H5V under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 5 LDO9\_UV\_STS: LDO9 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 4 BOOST\_UV\_STS: BOOST under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 3 BUCK4\_UV\_STS: BUCK4 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 2 BUCK3\_UV\_STS: BUCK3 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

## Power Management System

- Bit 1 BUCK2\_UV\_STS: BUCK2 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal
- Bit 0 BUCK1\_UV\_STS: BUCK1 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

### 15.2.3.6 DCDC\_UV\_ACT\_REG : DC-DC UNDER VOLTAGE ACTION REGISTER

ADDRESS: 28H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	OTG_UV_ACT	H5V_UV_ACT	LDO9_UV_ACT	BOOST_UV_ACT	BUCK4_UV_ACT	BUCK3_UV_ACT	BUCK2_UV_ACT	BUCK1_UV_ACT
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 OTG\_UV\_ACT: OTG under voltage action.  
1: Restart OTG  
0: No effect
- Bit 6 H5V\_UV\_ACT: H5V under voltage action.  
1: Restart H5V  
0: No effect
- Bit 5 LDO9\_UV\_ACT: LDO9 under voltage action.  
1: Restart LDO9  
0: No effect
- Bit 4 BOOST\_UV\_ACT: BOOST under voltage action.  
1: shut down converter(this shut down action will also reset the BOOST\_EN bit to 0)  
0: No effect
- Bit 3 BUCK4\_UV\_ACT: BUCK4 under voltage action.  
1: Restart BUCK4  
0: No effect
- Bit 2 BUCK3\_UV\_ACT: BUCK3 under voltage action.  
1: Restart BUCK3  
0: No effect
- Bit 1 BUCK2\_UV\_ACT: BUCK2 under voltage action.  
1: Restart BUCK2  
0: No effect

Bit 0 BUCK1\_UV\_ACT: BUCK1 under voltage action.  
1: Restart BUCK1  
0: No effect

### 15.2.3.7 LDO\_UV\_STS\_REG : LDO UNDER VOLTAGE STATUS REGISTER

ADDRESS: 29H				TYPE: RO				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_UV_STS	LDO7_UV_STS	LDO6_UV_STS	LDO5_UV_STS	LDO4_UV_STS	LDO3_UV_STS	LDO2_UV_STS	LDO1_UV_STS
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7 LDO8\_UV\_STS: LDO8 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 6 LDO7\_UV\_STS: LDO7 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 5 LDO6\_UV\_STS: LDO6 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 4 LDO5\_UV\_STS: LDO5 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 3 LDO4\_UV\_STS: LDO4 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 2 LDO3\_UV\_STS: LDO3 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 1 LDO2\_UV\_STS: LDO2 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal

Bit 0 LDO1\_UV\_STS: LDO1 under voltage flag.  
1: Output voltage drop below 85% of nominal voltage  
0: Normal



**15.2.3.8 LDO\_UV\_ACT\_REG : LDO UNVER VOLTAGE ACTION REGISTER**

ADDRESS: 2AH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_U V_ACT	LDO7_U V_ACT	LDO6_U V_ACT	LDO5_U V_ACT	LDO4_U V_ACT	LDO3_U V_ACT	LDO2_U V_ACT	LDO1_U V_ACT
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

- Bit 7 LDO8\_UV\_ACT: LDO8 under voltage action  
1: Restart LDO8  
0: No effect
- Bit 6 LDO7\_UV\_ACT: LDO7 under voltage action  
1: Restart LDO7  
0: No effect
- Bit 5 LDO6\_UV\_ACT: LDO6 under voltage action  
1: Restart LDO6  
0: No effect
- Bit 4 LDO5\_UV\_ACT: LDO5 under voltage action  
1: Restart LDO5  
0: No effect
- Bit 3 LDO4\_UV\_ACT: LDO4 under voltage action  
1: Restart LDO4  
0: No effect
- Bit 2 LDO3\_UV\_ACT: LDO3 under voltage action  
1: Restart LDO3  
0: No effect
- Bit 1 LDO2\_UV\_ACT: LDO2 under voltage action  
1: Restart LDO2  
0: No effect
- Bit 0 LDO1\_UV\_ACT: LDO1 under voltage action  
1: Restart LDO1  
0: No effect

**15.2.3.9 DCDC\_PG\_REG : DC-DC POWER GOOD STATUS REGISTER**

ADDRESS: 2BH				TYPE: RO				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

## Power Management System

SYMBOL	OTG_PG_STS	H5V_PG_STS	LDO9_PG_STS	BOOST_PG_STS	BUCK4_PG_STS	BUCK3_PG_STS	BUCK2_PG_STS	BUCK1_PG_STS
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7	OTG_PG_STS: OTG power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 6	H5V_PG_STS: H5V power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 5	LDO9_PG_STS: LDO9 power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 4	BOOST_PG_STS: BOOST power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 3	BUCK4_PG_STS : BUCK4 power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 2	BUCK3_PG_STS : BUCK3 power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 1	BUCK2_PG_STS : BUCK2 power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage
Bit 0	BUCK1_PG_STS : BUCK1 power good flag. 1: Power good, Vout>90% of setting voltage 0: Power not good, Vout<90% of setting voltage

### 15.2.3.10 LDO\_PG\_REG : LDO POWER GOOD STATUS REGISTER

ADDRESS: 2CH				TYPE: RO				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	LDO8_PG_STS	LDO7_PG_STS	LDO6_PG_STS	LDO5_PG_STS	LDO4_PG_STS	LDO3_PG_STS	LDO2_PG_STS	LDO1_PG_STS

## Power Management System

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

### DESCRIPTION

- Bit 7 LDO8\_PG\_STS : LDO8 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 6 LDO7\_PG\_STS : LDO7 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 5 LDO6\_PG\_STS : LDO6 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 4 LDO5\_PG\_STS : LDO5 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 3 LDO4\_PG\_STS : LDO4 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 2 LDO3\_PG\_STS : LDO3 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 1 LDO2\_PG\_STS : LDO2 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage
- Bit 0 LDO1\_PG\_STS : LDO1 power good flag.  
1: Power good, Vout>90% of setting voltage  
0: Power not good, Vout<90% of setting voltage

### 15.2.3.11 VOUT\_MON\_TDB\_REG : VOUT DEBOUNCE MONITOR REGISTER

ADDRESS: 2DH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	VOUT_MON_TDB	
DEFAULT	0	0	0	0	0	0	1	0

**DESCRIPTION**

Bit 7-2	Reserved
Bit 1-0	VOUT_MON_TDB: Vout monitor debouncing time(UV_STS rising edge and PG_STS rising edge debounce time)
00:	62us
01:	124us(default)
10:	186us
11:	248us

**15.2.4 POWER CHANNEL CONFIGURATION REGISTER**

**15.2.4.1 BUCK1\_CONFIG\_REG : BUCK1 CONFIGURATION REGISTER**

ADDRESS: 2EH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BUCK1_PHASE	RESV	BUCK1_RATE		BUCK1_ILMIN		
DEFAULT	0	0	0	1	1	0	1	0

**DESCRIPTION**

Bit 7	Reserved
Bit 6	BUCK1_PHASE, 0: Normal, 1: Inverted
Bit 5	Reserved
Bit 4-3	BUCK1_RATE: Voltage change rate after DVS 00: 2mv/us 01: 4mv/us 10: 6mv/us 11: 10mv/us
Bit 2-0	BUCK1_ILMIN: 000: 50mA, 001: 100mA, 010: 150mA, 011: 200mA 100: 250mA, 101: 300mA, 110: 350mA, 111: 400mA

**15.2.4.2 BUCK1\_ON\_VSEL : BUCK1 ACTIVE MODE REGISTER**

ADDRESS: 2FH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK1_ON_FPWM	RESV	BUCK1_ON_VSEL					

## Power Management System

DEFAULT	0	0	Boot
---------	---	---	------

### DESCRIPTION

- Bit 7 BUCK1\_ON\_FPWM:  
1: Forced PWM mode in active mode.  
0: PWM/PFM auto change mode.(default)
- Bit 6 Reserved
- Bit 5-0 BUCK1\_ON\_VSEL: BUCK1 active mode voltage selection, 0.7125V~1.5V ,step=12.5mV  
000 000: 0.7125V  
000 001: 0.725V  
.....  
111 111: 1.5V  
The default value is set by boot.

#### 15.2.4.3 BUCK1\_SLP\_VSEL : BUCK1 SLEEP MODE REGISTER

ADDRESS: 30H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK1_SLP_FPWM	RESV	BUCK1_SLP_VSEL					
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 BUCK1\_SLP\_FPWM:  
1: Forced PWM mode in sleep mode.  
0: PWM/PFM auto change mode.(default)
- Bit 6 Reserved
- Bit 5-0 BUCK1\_SLP\_VSEL: BUCK1 sleep mode voltage selection, 0.7125V~1.5V , step=12.5mV  
  
000 000: 0.7125V  
000 001: 0.725V  
.....  
111 111: 1.5V

**15.2.4.4 BUCK2\_CONFIG\_REG : BUCK2 CONFIGURATION REGISTER**

ADDRESS: 32H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BUCK2_PHASE	RESV	BUCK2_RATE		BUCK2_ILMIN		
DEFAULT	0	0	0	1	1	0	1	0

**DESCRIPTION**

Bit 7	Reserved
Bit 6	BUCK2_PHASE, 0: Normal, 1: Inverted
Bit 5	Reserved
Bit 4-3	BUCK2_RATE: Voltage change rate after DVS. 00: 2mv/us 01: 4mv/us 10: 6mv/us 11: 10mv/us
Bit 2-0	BUCK2_ILMIN: 000: 50mA, 001: 100mA, 010: 150mA, 011: 200mA 100: 250mA, 101: 300mA, 110: 350mA, 111: 400mA

**15.2.4.5 BUCK2\_ON\_VSEL : BUCK2 ACTIVE MODE REGISTER**

ADDRESS: 33H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK2_ON_FPWM	RESV	BUCK2_ON_VSEL					
DEFAULT	0	0	Boot					

**DESCRIPTION**

Bit 7	BUCK2_ON_FPWM 1: Forced PWM mode in active mode. 0: PWM/PFM auto change mode.(default)
Bit 6	Reserved

Bit 5-0 BUCK2\_ON\_VSEL: BUCK2 active mode voltage selection, 0.7125V~1.5V , step=12.5mV

000 000: 0.7125V

000 001: 0.725V

.....

111 111: 1.5V

The default value is set by boot.

#### 15.2.4.6 BUCK2\_SLP\_VSEL : BUCK2 SLEEP MODE REGISTER

ADDRESS: 34H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK2_SLP_FPWM	RESV	BUCK2_SLP_VSEL					
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7 BUCK2\_SLP\_FPWM:  
1: Forced PWM mode in sleep mode.  
0: PWM/PFM auto change mode.(default)

Bit 6 Reserved

Bit 5-0 BUCK2\_SLP\_VSEL: BUCK1 sleep mode voltage selection, 0.7125V~1.5V , step=12.5mV

000 000: 0.7125V  
000 001: 0.725V  
.....  
111 111: 1.5V

#### 15.2.4.7 BUCK3\_CONFIG\_REG : BUCK3 CONFIGURATION REGISTER

ADDRESS: 36H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK3_ON_FPWM	BUCK3_PHASE	RESV	RESV	RESV	BUCK3_ILMIN		
DEFAULT	0	0	0	0	0	0	1	0

**DESCRIPTION**

Bit 7	BUCK3_ON_FPWM: 1: Forced PWM mode in active mode. 0: PWM/PFM auto change mode.(default)
Bit 6	BUCK3_PHASE, 0: Normal, 1: Inverted
Bit 5-3	Reserved
Bit 2-0	BUCK3_ILMIN: 000: 50mA,    001: 100mA,    010: 150mA,    011: 200mA 100: 250mA,    101: 300mA,    110: 350mA,    111: 400mA

**15.2.4.8 BUCK4\_CONFIG\_REG : BUCK4 CONFIGURATION REGISTER**

ADDRESS: 37H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BUCK4_PHASE	RESV	RESV	RESV	BUCK4_ILMIN		
DEFAULT	0	0	0	0	0	0	1	0

**DESCRIPTION**

Bit 7	RESERVED
Bit 6	BUCK4_PHASE, 0: Normal, 1: Inverted
Bit 2-0	BUCK4_ILMIN: 000: 50mA,    001: 100mA,    010: 150mA,    011: 200mA 100: 250mA,    101: 300mA,    110: 350mA,    111: 400mA

**15.2.4.9 BUCK4\_ON\_VSEL : BUCK4 ACTIVE MODE REGISTER**

ADDRESS: 38H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK4_ON_FPWM	RESV	RESV	BUCK4_ON_VSEL				
DEFAULT	0	0	0	Boot				



**DESCRIPTION**

Bit 7	BUCK4_ON_FPWM: 1: Forced PWM mode in active mode. 0: PWM/PFM auto change mode.(default)
Bit 6-4	RESERVED
Bit 3-0	BUCK4_ON_VSEL: BUCK4 active mode voltage selection, 1.8V~3.3V , step=100Mv  00000: 1.8V 00001: 1.9V ..... 01110: 3.2V 01111: 3.3V 10000: 3.4V 10001: 3.5V 10010: 3.6V The default value is set by boot.

**15.2.4.10 BUCK4\_SLP\_VSEL : BUCK4 SLEEP MODE REGISTER**

ADDRESS: 39H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK4_S LP_FPWM	RESV	RESV	BUCK4_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7	BUCK4_SLP_FPWM: 1: Forced PWM mode in sleep mode. 0: PWM/PFM auto change mode.(default)
Bit 6-5	Reserved
Bit 4-0	BUCK4_SLP_VSEL: BUCK4 sleep mode voltage selection, 1.8V~3.3V , step=100Mv  00000: 1.8V 00001: 1.9V ..... 01110: 3.2V 01111: 3.3V

10000: 3.4V  
10001: 3.5V  
10010: 3.6V

#### 15.2.4.11 BOOST\_CONFIG\_REG : BOOST CONFIGURATIN REGISTER

ADDRESS: 3AH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BOOST_ANTI_RING	BOOST_PHASE	BOOST_ILMAX		BOOST_ILMIN		
DEFAULT	0	0	0	0	1	0	1	0

#### DESCRIPTION

Bit 7	RESERVED
Bit 6	BOOST_ANTI_RING: BOOST anti-ring enable 0: Disable 1: Enable
Bit 5	BOOST_PHASE, 0: Normal 1: Inverted
Bit 4-3	BOOST_ILMAX: 00: 4A, 01: 4.5A, 10: 5A, 11: 5.5A
Bit 2-0	BOOST_ILMIN: 000: 75mA, 001: 100mA, 010: 125mA, 011: 150mA 100: 175mA, 101: 200mA, 110: 225mA, 111: 250mA

#### 15.2.4.12 LDO1\_ON\_VSEL\_REG : LDO1 ACTIVE MODE VOLTAGE REGISTER

ADDRESS: 3BH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO1_ON_VSEL				
DEFAULT	0	0	0	Boot				

**DESCRIPTION**

Bit 7-5 RESERVED

Bit 4-0 LDO1\_ON\_VSEL: LDO1 active mode voltage selection, 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 The default value is set by boot.

**15.2.4.13 LDO1\_SLP\_VSEL\_REG : LDO1 SLEEP MODE VOLTAGE SELECT REGISTER**

ADDRESS: 3CH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO1_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-5 Reserved

Bit 4-0 LDO1\_SLP\_VSEL: LDO1 SLEEP mode voltage selection. 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V

**15.2.4.14 LDO2\_ON\_VSEL\_REG : LDO2 ACTIVE MODE VOLTAGE SELECT REGISTER**

ADDRESS: 3DH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO2_ON_VSEL				
DEFAULT	0	0	0	Boot				

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO2\_ON\_VSEL: LDO2 active mode voltage selection. 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 DEFAULT value is set by boot.

**15.2.4.15 LDO2\_SLP\_VSEL\_REG : LDO2 SLEEP MODE VOLTAGE SELECT REGISTER**

ADDRESS: 3EH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO2_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO2\_SLP\_VSEL: LDO2 sleep mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V

**15.2.4.16 LDO3\_ON\_VSEL\_REG : LDO3 ACTIVE MODE VOLTAGE SELECT REGISTER**

ADDRESS: 3FH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	LDO3_ON_VSEL			
DEFAULT	0	0	0	0	Boot			

**DESCRIPTION**

Bit 7-4 RESERVED  
 Bit 4-3 LDO3\_ON\_VSEL: LDO3 active mode voltage selection.  
 0.8V~2.5V, step=0.1V  
 0000: 0.8V  
 0001: 0.9V  
 ....  
 1100: 2.0V  
 1101: 2.2V  
 1111: 2.5V  
 DEFAULT value is set by boot.

**15.2.4.17 LDO3\_SLP\_VSEL\_REG : LDO3 SLEEP MODE VOLTAGE SELECT REGISTER**

ADDRESS: 40H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	LDO3_SLP_VSEL			
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-4 RESERVED  
 Bit 3-0 LDO3\_SLP\_VSEL: LDO3 sleep mode voltage selection.  
 0.8V~2.5V, step=0.1V  
 0000: 0.8V  
 0001: 0.9V  
 ....  
 1100: 2.0V  
 1101: 2.2V  
 1111: 2.5V  
 DEFAULT value is set by boot.

**15.2.4.18 LDO4\_ON\_VSEL\_REG : LDO4 ACTIVE MODE VOLTAGE SELECT**

ADDRESS: 41H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO4_ON_VSEL				
DEFAULT	0	0	0	Boot				

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO4\_ON\_VSEL: LDO4 active mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 DEFAULT value is set by boot.

**15.2.4.19 LDO4\_SLP\_VSEL\_REG : LDO4 SLEEP MODE VOLTAGE SELECT REGISTER**

ADDRESS: 42H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO4_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO2\_SLP\_VSEL: LDO2 sleep mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V

**15.2.4.20 LDO5\_ON\_VSEL\_REG : LDO5 ACTIVE MODE VOLTAGE SELECT REGISTER**

ADDRESS: 43H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

## RK818

### Power Management System

SYMBOL	RESV	RESV	RESV	LDO5_ON_VSEL
DEFAULT	0	0	0	Boot

#### DESCRIPTION

Bit 7-5 RESERVED  
 Bit 4-0 LDO5\_ON\_VSEL: LDO5 active mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 DEFAULT is set by boot.

#### 15.2.4.21 LDO5\_SLP\_VSEL\_REG : LDO5 SLEEP MODE VOLTAGE SELECT REGISTER

ADDRESS: 44H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO5_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-5 RESERVED  
 Bit 4-0 LDO5\_SLP\_VSEL: LDO5 sleep mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V

#### 15.2.4.22 LDO6\_ON\_VSEL\_REG : LDO6 ACTIVE MODE VOLTAGE SELECT REGISTER

ADDRESS: 45H				TYPE: RW				
--------------	--	--	--	----------	--	--	--	--

## RK818

### Power Management System

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO6_ON_VSEL				
DEFAULT	0	0	0	Boot				

#### DESCRIPTION

Bit 7-5    RESERVED

Bit 4-0    LDO6\_ON\_VSEL: LDO6 active mode voltage selection.  
0.8V~2.5V, step=0.1V  
00000: 0.8V  
00001: 0.9V  
.....  
10000: 2.4V  
10001: 2.5V  
DEFAULT is set by boot.

#### 15.2.4.23 LDO6\_SLP\_VSEL\_REG : LDO6 SLEEP MODE VOLTAGE SELECT REGISTER

ADDRESS: 46H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO6_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-5    RESERVED

Bit 4-0    LDO6\_SLP\_VSEL: LDO6 sleep mode voltage selection.  
0.8V~2.5V, step=0.1V  
00000: 0.8V  
00001: 0.9V  
.....  
10000: 2.4V  
10001: 2.5V

#### 15.2.4.24 LDO7\_ON\_VSEL\_REG : LDO7 ACTIVE MODE VOLTAGE SELECT REGISTER

ADDRESS: 47H				TYPE: RW				
--------------	--	--	--	----------	--	--	--	--



## Power Management System

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO7_ON_VSEL				
DEFAULT	0	0	0	Boot				

### DESCRIPTION

Bit 7-5 RESERVED  
 Bit 4-0 LDO7\_ON\_VSEL: LDO7 active mode voltage selection.  
 0.8V~2.5V, step=0.1V  
 00000: 0.8V  
 00001: 0.9V  
 .....  
 10000: 2.4V  
 10001: 2.5V  
 DEFAULT is set by boot.

#### 15.2.4.25 LDO7\_SLP\_VSEL\_REG : LDO7 SLEEP MODE VOLTAGE SELECT REGISTER

ADDRESS: 48H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO7_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-5 RESERVED  
 Bit 4-0 LDO7\_SLP\_VSEL: LDO7 sleep mode voltage selection.  
 0.8V~2.5V, step=0.1V  
 00000: 0.8V  
 00001: 0.9V  
 .....  
 10000: 2.4V  
 10001: 2.5V

**15.2.4.26 LDO8\_ON\_VSEL\_REG : LDO8 ACTIVE MODE VOLTAGE SELECT REGISTER**

ADDRESS: 49H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO8_ON_VSEL				
DEFAULT	0	0	0	Boot				

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO8\_ON\_VSEL: LDO8 active mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 DEFAULT is set by boot.

**15.2.4.27 LDO8\_SLP\_VSEL\_REG : LDO8 SLEEP MODE VOLTAGE SELECT REGISTER**

ADDRESS: 4AH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	LDO8_SLP_VSEL				
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-5 RESERVED  
 Bit 4-0 LDO8\_SLP\_VSEL: LDO8 sleep mode voltage selection.  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V

**15.2.4.28 DEV\_CTRL\_REG : DEVICE CONTROL REGISTER**

ADDRESS: 4BH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	PWRO N_LP_ ACT	PWRON_LP_OFF_TI ME		DEV_OFF _RST	RESV	DEV_SL P	DEV_O FF
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7	RESERVED
Bit 6	Long Press Action Selection 0: Power off 1: Power off and restart
Bit 5-4	PWRON_LP_OFF_TIME: PWRON long press turn off time: 00: 6s 01: 8s 10: 10s 11: 12s
Bit 3	DEV_OFF_RST: Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event) and activate reset of the digital core.
Bit 2	Reserved
Bit 1	DEV_SLP: Write 1 allows SLEEP device state (if DEV_OFF = 0 and DEV_OFF_RST = 0). Write '0' will start a SLEEP to ACTIVE device state transition (wake-up event) (if DEV_OFF = 0 and DEV_OFF_RST = 0). This bit is cleared in OFF state.
Bit 0	DEV_OFF: Write 1 will start an ACTIVE to OFF or SLEEP to OFF device state transition (switch-off event). This bit is cleared in OFF state.

**15.2.5 INTERRUPT REGISTER**

**15.2.5.1 INT\_STS\_REG1 : INTERRUPT STATUS REGISTER #1**

ADDRESS: 4CH	TYPE: RW
--------------	----------

## Power Management System

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	USB_OV_INT(Write 1 clr or RegA3<7>=0 clr)	RTC_PERIOD_INT(Write 1 clr)	RTC_ALARM_INT(Write 1 clr)	HOTDIE_INT(Write 1 clr)	PWRON_LP_INT(Write 1 clr)	PWRON_INT(Write 1 clr)	VB_LO_INT(Write 1 clr)	VOUT_LO_INT(Write 1 clr)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 USB\_OV\_INT: USB over voltage event interrupt.  
 Bit 6 RTC\_PERIOD\_INT: RTC period event interrupt.  
 Bit 5 RTC\_ALARM\_INT: RTC alarm event interrupt.  
 Bit 4 HOTDIE\_INT: Hot die event interrupt status.  
 Bit 3 PWRON\_LP\_INT: PWRON PIN long press event interrupt status.  
 Bit 2 PWRON\_INT: PWRON event interrupt status.  
 Bit 1 VB\_LO\_INT: Battery under voltage alarm event interrupt status.  
 Bit 0 VOUT\_LO\_INT: VOUT under voltage alarm event interrupt status  
 Note: 1: Interrupt asserted, write "1" to clear  
 0: No interrupt

### 15.2.5.2 INT\_MSK\_REG1 : INTERRUPT MASK REGISTER #1

ADDRESS: 4DH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	USB_OV_INT_IM	RTC_PERIOD_INT_IM	RTC_ALARM_INT_IM	HOTDIE_INT_IM	PWRON_LP_INT_IM	PWRON_INT_IM	VB_LO_INT_IM	VOUT_LO_INT_IM
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 USB\_OV\_INT\_IM: USB over voltage event interrupt mask.  
 Bit 6 RTC\_PERIOD\_INT\_IM: RTC period event interrupt mask.  
 Bit 5 RTC\_ALARM\_INT\_IM: RTC alarm event interrupt mask.  
 Bit 4 HOTDIE\_INT\_IM: Hot die event interrupt status mask.  
 Bit 3 PWRON\_LP\_INT\_IM: PWRON PIN long press event interrupt status mask.  
 Bit 2 PWRON\_INT\_IM: PWRON event interrupt status mask.  
 Bit 1 VB\_LO\_INT\_IM: Battery under voltage alarm event interrupt status

mask.

Bit 0 VOUT\_LO\_IM: Vout under voltage alarm event interrupt status mask

Note: 1: Mask the specified interrupt

0: Do not mask the specified interrupt

### 15.2.5.3 INT\_STS\_REG2 : INTERRUPT STATUS REGISTER#2

ADDRESS: 4EH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMB OL	DISCHG_ILI M_INT (Write 1 clr)	CHG_CVTLIM_I NT (Write 1 clr or RegA3<7>=0 clr)	TS2_IN T (Write 1 clr)	CHGTS1_INT (Write 1 clr or RegA3<7>=0 clr)	CHGTE_INT (Write 1 clr or RegA3<7>=0 clr)	CHGOK_INT (Write 1 clr or RegA3<7>=0 clr)	PLUG_OUT_IN T (Write 1 clr)	PLUG_IN_I NT (Write 1 clr)
DEFAU LT	0	0	0	0	0	0	0	0

### DESCRIPTION

- Bit 7 DISCHG\_ILIM\_INT: Discharging triggering current limit event interrupt.
- Bit 6 CHG\_CVTLIM\_INT: Charging triggering input voltage limit, or current limit, or temperature protection event interrupt.
- Bit 5 TS2\_INT: TS2 value exceeding upper or lower limits event interrupt.
- Bit 4 CHGTS1\_INT: TS1 value exceeding upper or lower limits event interrupt.
- Bit 3 CHGTE\_INT: Charging overtime event interrupt.
- Bit 2 CHGOK\_INT: Charging termination event interrupt
- Bit 1 PLUG\_OUT\_INT: charger plug out event interrupt(PLUG\_IN\_STS falling edge interrupt)
- Bit 0 PLUG\_IN\_INT: charger plug in event interrupt(PLUG\_IN\_STS rising edge interrupt)
- Note: Write "1" to clear.

### 15.2.5.4 INT\_STS\_MSK\_REG2 : INTERRUPT MASK REGISTER#2

ADDRESS: 4FH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMB OL	DISCHG_IL IM_INT_IM	CHG_CVTL IM_INT_IM	TS2_I NT_IM	CHGTS1 _INT_IM	CHGTE_I NT_IM	CHGOK _INT_IM	PLUG_OU T_INT_IM	PLUG_IN _INT_IM

## Power Management System

DEFA ULT	0	0	0	0	0	0	0	0
-------------	---	---	---	---	---	---	---	---

### DESCRIPTION

Bit 7	DISCHG_ILIM_INT_IM: Discharging triggering current limit event interrupt mask 1: Mask the interrupt 0: Do not mask the interrupt
Bit 6	CHG_CVTLIM_INT_IM: Charging triggering input voltage limit, or current limit, or temperature protection event interrupt mask. 1: Mask the interrupt 0: Do not mask the interrupt
Bit 5	TS2_INT_IM: TS2 value exceeding upper or lower limits event interrupt mask 1: Mask the interrupt 0: Do not mask the interrupt
Bit 4	CHGTS1_INT_IM: TS1 value exceeding upper or lower limits event interrupt mask. 1: Mask the interrupt 0: Do not mask the interrupt
Bit 3	CHGTE_INT_IM: Charging overtime event interrupt mask 1: Mask the interrupt 0: Do not mask the interrupt
Bit 2	CHGOK_INT_IM: Charging termination event interrupt mask. 1: Mask the interrupt 0: Do not mask the interrupt
Bit 1	PLUG_OUT_INT_IM: Charger plug out event interrupt mask. 1: Mask the interrupt 0: Do not mask the interrupt
Bit 0	PLUG_IN_INT_IM: Charger plug in event interrupt mask 1: Mask the interrupt 0: Do not mask the interrupt

### 15.2.5.5 IO\_POL\_REG : IO POLARITY REGISTER

ADDRESS: 50H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	RESV	INT_POL
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-1 RESERVED  
 Bit 0 INT\_POL: INT pin polarity  
 0: active low  
 1: active high

**15.2.6 BOOST/OTG/DCDC REGISTER**

**15.2.6.1 H5V\_EN\_REG:**

ADDRESS: 52H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	BST_UHV_S T	REF_RDY_C TRL	H5V_EN
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-3 RESERVED  
 Bit 2 BST\_UHV\_ST: Boost over load enable  
 0: Enable  
 1: Disable  
 Bit 1 REF\_RDY\_CTRL: ref\_rdy control  
 0: After PMIC is powered up, if vref is lower than a preset value, then ref\_rdy can be switched to logic low level.  
 1: After PMIC is powered up, if vref is lower than a preset value, then RED\_rdy must be kept at logic high level.  
 Bit 0 H5V\_EN: HDMI 5V enable control  
 1: Enable  
 0: Disable

**15.2.6.2 SLEEP\_SEL\_OFF\_REG3:**

ADDRESS: 53H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RESV	RESV	RESV	H5V_SLP_SET_ OFF
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

- Bit 7-1 RESERVED  
 Bit 0 1: HDMI 5V disabled in the SLEEP mode  
 0: HDMI 5V enabled in the SLEEP mode

### 15.2.6.3 BOOST\_LDO9\_ON\_VSEL\_REG:

ADDRESS: 54H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BOOST_ON_VSEL			LDO9_ON_VSEL				
DEFAULT	由 BOOT 设定							

#### DESCRIPTION

- Bit 7-5 BOOST\_ON\_VSEL<2:0>: BOOST active mode voltage selection  
 000: 4.7V 001: 4.8V  
 010: 4.9V 011: 5V  
 100: 5.1V 101: 5.2V  
 110: 5.3V 111: 5.4V
- Bit 4-0 LDO9\_ON\_VSEL: LDO9 active mode voltage selection  
 1.8V~3.4V, step=0.1V  
 00000: 1.8V  
 00001: 1.9V  
 ....  
 01110: 3.2V  
 01111: 3.3V  
 10000: 3.4V  
 Default value is set by boot.

### 15.2.6.4 BOOST\_LDO9\_SLP\_VSEL\_REG:

ADDRESS: 55H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BOOST_SLP_VSEL			LDO9_SLP_VSEL				
DEFAULT	0	1	1	0	0	0	0	0

#### DESCRIPTION

- Bit 7-5 BOOST\_SLP\_VSEL<2:0>: BOOST SLEEP mode voltage selection  
 000: 4.7V 001: 4.8V



010: 4.9V    011: 5V  
100: 5.1V    101: 5.2V  
110: 5.3V    111: 5.4V  
Bit 4-0    LDO9\_SLP\_VSEL: LDO9 SLEEP mode voltage selection  
1.8V~3.4V, step=0.1V  
00000: 1.8V  
00001: 1.9V  
....  
01110: 3.2V  
01111: 3.3V  
10000: 3.4V

#### 15.2.6.5 BOOST\_CTRL\_REG: BOOST 控制 REGISTER

ADDRESS: 56H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	BST_H V_ST	BST_SWI TCH_VT	BST_SWIT CH_VT_HY S	BST_SWI TCH_EN	RESV	RESV	RESV
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7    RESERVED  
Bit 6    BST\_HV\_ST: boost startup with heavy load  
0: disable  
1: enable  
Bit 5    BST\_SWITCH\_VT: Switching threshold from Boost mode to Switch mode.  
0: 3.8V  
1: 3.9V  
Bit 4    BST\_SWITCH\_VT\_HYS: Hysteresis of switching threshold from Boost mode to Switch mode.  
0: 200mV    1: 300mV  
Bit 3    BST\_SWITCH\_EN: Boost operating in the switch mode enable control.  
0: Disable  
1: Enable  
Bit 2:0    RESERVED

**15.2.6.6 DCDC\_ILMAX: DCDC inductor peak current register**

ADDRESS: 56H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BUCK4_ILMAX		BUCK3_ILMAX		BUCK2_ILMAX		BUCK1_ILMAX	
DEFAULT	0	1	0	1	0	1	0	1

**DESCRIPTION**

Bit 7:6 BUCK4\_ILMAX:BUCK4 inductor peak current bit  
00: 2.5A 01:3A 10:3.5A 11:4A

Bit 5:4 BUCK3\_ILMAX:BUCK3 inductor peak current bit  
00: 2A 01:2.5A 10:3A 11:3.5A

Bit 3:2 BUCK2\_ILMAX:BUCK2 inductor peak current bit  
00: 3.2A 01:3.6A 10:4A 11:4A

Bit 1:0 BUCK1\_ILMAX:BUCK1 inductor peak current bit  
00: 3.2A 01:3.6A 10:4A 11:4A

**15.2.7 CHARGER SET REGISTER**

**15.2.7.1 CHRG\_COMP\_REG:**

ADDRESS: 9AH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV		BAT_SYS_CMP_DLY		CHRG_IRVS		CHRG_OUTCV_COMP	
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-6 RESERVED

Bit 5-4 BAT\_SYS\_CMP\_DLY: Delay time for the voltage comparator between BAT and SYS.  
00: 20uS  
10: 10uS  
01: 40uS  
11: 20uS

## Power Management System

Bit 3-2 CHRG\_IRVS: Setting the charger reverse current.

Bit 1-0 CHRG\_OUTCV\_COMP: Setting the charger output voltage loop compensation

### 15.2.7.2 SUP\_STS\_REG:

ADDRESS: A0H					TYPE: RW			
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_EXS (Read only)	CHG_STS (Read only)			USB_V LIM_EN	USB_IL IM_EN	USB_EXS (Read only)	USB_EFF (Read only)
DEFAULT	0	0	0	0	1	1	0	0

### DESCRIPTION

- Bit 7 BAT\_EXS: Battery existence monitor  
0: No battery  
1: With battery
- Bit 6-4 CHG\_STS: Charging status  
000: No Charging  
001: Wakeup current charging  
010: Trickle current charging  
011: Constant current or constant voltage charging  
100: Charging termination  
101: USB over voltage  
110: Battery temperature fault  
111: Charging time fault
- Bit 3 USB\_VLIM\_EN: USB input voltage limit enable control  
0: Disable  
1: Enable
- Bit 2 USB\_ILIM\_EN: USB input current limit enable control  
0: Disable  
1: Enable
- Bit 1 USB\_EXS: USB plug-in monitor  
0: No USB plugged in  
1: USB plugged in
- Bit 0 USB\_EFF: USB fault monitor  
0: USB fault  
1: USB okay

### 15.2.7.3 USB\_CTRL\_REG:

ADDRESS: A1H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	CHRG_CT_EN	USB_VLIM_SEL			USB_ILIM_SEL			
DEFAULT	OTP							

#### DESCRIPTION

- Bit 7 CHRG\_CT\_EN: Charger Thermal foldback enable  
0:disable  
1:enable
- Bit 6-4 USB\_VLIM\_SEL: USB input voltage selection  
000: 4.0V, 001: 4.1V, 010: 4.2V, 011: 4.3V  
100: 4.4V, 101: 4.5V, 110: 4.6V, 111: 4.7V
- Bit 3-0 USB\_ILIM\_SEL: USB input current selection  
0000: 0.45A, 0001: 0.08A, 0010: 0.85A, 0011: 1A,  
0100: 1.25A, 0101: 1.5A, 0110: 1.75A, 0111: 2A,  
1000: 2.25A, 1001: 2.5A, 1010: 2.75A, 1011: 3A,  
11xx:3A
- DEFAULT value is set by BOOT

### 15.2.7.4 CHRG\_CTRL\_REG1: CHARGE CONTROL REGISTER1

ADDRESS: A3H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	CHRG_EN	CHRG_VOL_SEL			CHRG_CUR_SEL			
DEFAULT	1	0	1	1	0	1	0	1

#### DESCRIPTION

- Bit 7 CHRG\_EN: Charger enable  
0: Disable  
1: Enable
- Bit 6-4 CHRG\_VOL\_SEL: Charging termination voltage selection  
000: 4.05V, 001:4.1V, 010:4.15V, 011:4.2V  
100: 4.3V, 101/110/111: 4.35V
- Bit 3-0 CHRG\_CUR\_SEL: Charging current selection  
0000:1A, 0001:1.2A, 0010:1.4A, 0011:1.6A  
0100:1.8A, 0101:2A, 0110:2.2A, 0111:2.4A

1000:2.6A, 1001:2.8A, 1010--1111:3A

### 15.2.7.5 CHRG\_CTRL\_REG2: CHARGER CONTROL REGISTER2

ADDRESS: A4H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	CHRG_TERM_SEL	CHRG_TIMER_TRIKL			CHRG_TIMER_CCCV			
DEFAULT	0	1	0	0	1	0	1	0

#### DESCRIPTION

- Bit 7-6 CHRG\_TERM\_SEL: Charging termination current selection  
00:100mA, 01:150mA, 10:200mA, 11:250mA
- Bit 5-3 CHRG\_TIMER\_TRIKL: Trickle current charging time selection  
000:30min, 001:60min, 010:90min, 011:120min,  
100:150min, 101:180min, 110, 111:210min
- Bit 2-0 CHRG\_TIMER\_CCCV: Constant current/voltage charging timeout threshold selection  
000:4h, 001:5h, 010:6h, 011:8h, 100:10h  
101:12h, 110:14h, 111:16h

### 15.2.7.6 CHRG\_CTRL\_REG3: CHARGING CONTROL REGISTER3

ADDRESS: A5H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	SYS_CAN_SD	TS2_SD_EN	CHRG_TERM_ANA_DIG	CHRG_PHASE	CHRG_TIMER_TRIKL_EN	CHRG_TIMER_CCCV_EN	CHRG_FREQ	
DEFAULT	0	0	0	0	0	0	1	0

#### DESCRIPTION

- Bit 7 SYS\_CAN\_SD: Vsys shutdown control with battery as sole power supply  
0: Disable  
1: Enable
- Bit 6 TS2\_SD\_EN: PMIC EN bit control when TS2 is over either upper or lower limit  
0: Disable the EN bit  
1: Enable the EN bit
- Bit 5 CHRG\_TERM\_ANA\_DIG: Charging termination flag bit source selection

- 0: Analog  
1: Digital
- Bit 4 CHRG\_PHASE: Charger timer reverse mode control  
0: Normal  
1: Reverse
- Bit 3 CHRG\_TIMER\_TRIKL\_EN: Trickle current charging timer control  
0: Enable  
1: Disable
- Bit 2 CHRG\_TIMER\_CCCV\_EN: Constant current/constant voltage timer control  
0: Disable  
1: Enable
- Bit 1-0 CHRG\_FREQ: Charger switching frequency selection  
00:1MHz, 01:1.33MHz, 1x:2MHz

#### 15.2.7.7 OTG\_ILIM\_REG/BAT\_CTRL\_REG: OTG/BATTERY CURRENT LIMIT REGISTER

ADDRESS: A6H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_DIS_ILIM_EN	H5V_IPK LIM_SEL	OTG_IPK LIM_SEL	OTG_ILIM_SEL		BAT_DISCHRG_ILIM		
DEFAULT	1	0	0	0	1	1	0	0

#### DESCRIPTION

- Bit 7 BAT\_DIS\_ILIM\_EN: Discharging current limit function control  
0: Disable  
1: Enable
- Bit 6 H5V\_IPKLIM\_SEL: HDMI 5V peak current limit selection  
0: 100mA  
1: 115mA
- Bit 5 OTG\_IPKLIM\_SEL: OTG peak current limit selection  
0:125%\*OTG\_ILIM\_SEL  
1:150%\*OTG\_ILIM\_SEL
- Bit 4-3 OTG\_ILIM\_SEL:OTG current limit selection  
00:700mA, 01:800mA, 10:900mA, 11:1A
- Bit 2-0 BAT\_DISCHRG\_ILIM: Discharging current limit selection  
000:3A, 001:3.5A, 010:4A, 011 4.5A, 1xx:5A

### 15.2.7.8 BAT HTS\_TS1\_REG: TS1 HT PROTECTION THRESHOLD REGISTER

ADDRESS: A8H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT HTS_TS1							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 BAT HTS\_TS1: Battery over temperature protection threshold sensed at TS1.

### 15.2.7.9 BAT LTS\_TS1\_REG: TS1 LT PROTECTION REGISTER

ADDRESS: A9H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT LTS_TS1							
DEFAULT	1	1	1	1	1	1	1	1

#### DESCRIPTION

Bit 7-0 BAT LTS\_TS1: Battery low temperature protection threshold sensed at TS1.

### 15.2.7.10 BAT HTS\_TS2\_REG: TS2 HT PROTECTION REGISTER

ADDRESS: AAH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT HTS_TS2							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 BAT HTS\_TS2: Battery over temperature protection threshold sensed at TS2

**15.2.7.11 BAT\_LTS\_TS2\_REG: TS2 LT PROTECTION REGISTER**

ADDRESS: ABH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_LTS_TS2							
DEFAULT	1	1	1	1	1	1	1	1

**DESCRIPTION**

Bit 7-0 BAT\_LTS\_TS2: Battery low temperature protection threshold sensed at TS2.

**15.2.7.12 TS\_CTRL\_REG: TS PIN CONTROL REGISTER**

ADDRESS: ACH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GG_EN	TS2_TE (Read only)	TS2_FUN	TS1_FUN	TS2_CUR		TS1_CUR	
DEFAULT	1	0	0	0	1	1	1	1

**DESCRIPTION**

Bit 7 GG\_EN: Battery fuel gauge enable control  
0: Disable  
1: Enable

Bit 6 TS2\_TE: Flag for TS2 value out of higher or lower limit  
0: Out of limit  
1: In the limit

Bit 5 TS2\_FUN: TS2 pin function selection  
0: External temperature monitoring (NTC thermistor connected externally)  
1: ADC input

Bit 4 TS1\_FUN: TS1pin function selection  
0: External temperature monitoring (NTC thermistor connected externally)  
1: ADC input

Bit 3-2 TS2\_CUR: TS2 pin output current selection in the temperature monitoring mode  
00:20uA, 01:40uA, 10:60uA, 11:80uA

Bit 1-0 TS1\_CUR: TS1 pin output current selection in the temperature monitoring mode  
00:20uA, 01:40uA, 10:60uA, 11:80uA



### 15.2.7.13 ADC\_CTRL\_REG: ADC CONTROL REGISTER

ADDRESS: ADH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ADC_V OL_EN	ADC_CU R_EN	ADC_TS 1_EN	ADC_T S2_EN	ADC_PH ASE	ADC_CLK_SEL		
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7	ADC_VOL_EN: If GG_EN=0: Battery voltage ADC enable control 0: Disable 1: Enable
Bit 6	ADC_CUR_EN: If GG_EN=0: Battery current ADC enable control 0: Disable 1: Enable
Bit 5	ADC_TS1_EN: TS1 ADC enable control 0: Disable 1: Enable
Bit 4	ADC_TS2_EN: TS2 ADC enable control 0: Disable 1: Enable
Bit 3	ADC_PHASE: ADC's clock phase 0: Normal 1: Reverse
Bit 2-0	ADC_CLK_SEL: ADC clock frequency selection 000: 2Meg, 001: 1Meg, 010: 500K, 011: 250K, 100: 125K 101: 64K, 110: 32K, 111: 16K

### 15.2.7.14 ON\_SOURCE\_REG: POWER UP SOURCE REGISTER

ADDRESS: AEH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	ON_P WRON	ON_P LUG_I N	ON _RT C	RESTAR T_RESE TB	RESTART_ PWRON_L P	RESTART _RECOVE RY	RESV	RESV
DEFAULT	0	0	0	0	0	0	0	0

## Power Management System

### DESCRIPTION

Bit 7	ON_PWRON: PMIC power up by pressing PWRON
Bit 6	ON_PLUG_IN: PMIC power up by USB plugging in
Bit 5	ON_RTC: PMIC power up by RTC timer
Bit 4	RESTART_RESETB: PMIC restart by pulling down NRESPWRON pin
Bit 3	RESTART_PWRON_LP: PMIC restart by long pressing PWRON
Bit 2	RESTART_RECOVERY: PMIC restart by long pressing PWRON to trigger Recovery
Bit 1-0	RESERVED

### 15.2.7.15 OFF\_SOURCE\_REG: POWER OFF SOURCE REGISTER

ADDRESS: AFH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	OFF_REF_DN	OFF_SYS_OV	OFF_TSD	OFF_SYS_UV	OFF_DEV_OFF	OFF_PWRON_LP	OFF_TS2	OFF_SYS_LO
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7	OFF_REF_DN: PMIC power off due to Vref off the range during normal operation
Bit 6	OFF_SYS_OV: PMIC power off by Vsys over voltage protection
Bit 5	OFF_TSD: PMIC power off due to over temperature protection
Bit 4	OFF_SYS_UV: PMIC power off due to Vsys under voltage protection
Bit 3	OFF_DEV_OFF: PMIC power off due to DEV_OFF bit written
Bit 2	OFF_PWRON_LP: PMIC power off due to long pressing PWRON
Bit 1	OFF_TS2: PMIC power off due to TS2 value over the high or low limit
Bit 0	OFF_SYS_LO: PMIC power off due to Vsys low voltage set by software (If Reg21<4> vb_lo_act=0)

### 15.2.8 BATTERY FUEL GAUGE CONFIGURATION REGISTER

#### 15.2.8.1 GGCON\_REG: FUEL GAUGE CONFIGURATION REGISTER

ADDRESS: B0H	TYPE: RW
--------------	----------

## Power Management System

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	CUR_SAMPL_CON_TIMES		ADC_OFF_CAL_INTERV		OCV_SAMPL_INTERV		ADC_CUR_VOL_MODE	ADC_RE_S_MODE
DEFAULT	0	1	0	0	1	0	1	0

### DESCRIPTION

Bit 7-6	CUR_SAMPL_CON_TIMES: The number of continuous sampling on the battery current ADC 00:8 01:16 10:32 11:64
Bit 5-4	ADC_OFF_CAL_INTERV<1:0>: ADC's error calibration interval time 00:8min, 01:16min, 10:32min, 11:48min
Bit 3-2	OCV_SAMPL_INTERV<1:0>: OCV sampling interval time 00:8min, 01:16min, 10:32min, 11:48min
Bit 1	ADC_CUR_VOL_MODE: Fuel gauge operation mode selection 0: Voltage mode 1: Current mode
Bit 0	ADC_RES_MODE: Battery internal resistance calculation control 0: Disable 1: Enable

### 15.2.8.2 GGSTS\_REG: FUEL GAUGE STATUS REGISTER

ADDRESS: B1H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RES_CUR_AVG_SEL<1:0>		BAT_CON	RELAX_V OL1_UPD	RELAX_V OL2_UPD	RELAX_S TS(RO)	IV_AVG_U PD_STS
DEFAULT	0	1	0	0	0	0	0	0

### DESCRIPTION

Bit 7	RESERVED
Bit 6-5	RES_CUR_AVG_SEL<1:0>: The fraction of the current ripple for internal resistance calculation 00: 1/2, 01:1/4, 10:1/8, 11:1/16
Bit 4	BAT_CON: The rising edge detection when the battery is first connected 0: Not detected 1: Detected
Bit 3	RELAX_VOL1_UPD:Flag bit for battery voltage1 update in the relaxation state. 0:NOT 1:YES

## Power Management System

Bit 2	RELAX_VOL2_UPD: Flag bit for battery voltage1 update in the relaxation state 0:NOT 1:YES
Bit 1	RELAX_STS: Flag bit for battery turning to relaxation state 0: Not in relaxation 1: in relaxation
Bit 0	IV_AVG_UPD_STS: Flag bit for the internal resistance successfully sensed 0: Not sensed 1: Sensed

### 15.2.8.3 FRAME\_SMP\_INTERV\_REG:

ADDRESS: B2H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	AUTO_SLP_EN	FRAME_SMP_INTERV_REG<4:0>				
DEFAULT	0	0	0	0	0	0	0	1

#### DESCRIPTION

Bit 7-6	RESERVED
Bit 5	AUTO_SLP_EN: Automatically switching to SLEEP mode control 0: Disable 1: Enable
Bit4-Bit0	FRAME_SMP_INTERV_REG<4:0>: The interval of DATA frame acquisition in the SLEEP mode

### 15.2.8.4 AUTO\_SLP\_CUR\_THR\_REG: CURRENT THRESHOLD REGISTER

ADDRESS: B3H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	AUTO_SLP_CUR_THR_REG<7:0>							
DEFAULT	0	1	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0	AUTO_SLP_CUR_THR_REG<7:0> : Current threshold for automatically switching to Sleep mode
---------	---

### 15.2.8.5 GASCNT\_CAL\_REG3: BAT CAPACITY CALIBRATION REGISTER3

ADDRESS: B4H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT_CAL<31:24>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 GASCNT\_CAL<31:24>: Calibrated battery capacity value bits <31:24>

### 15.2.8.6 GASCNT\_CAL\_REG2: BAT CAPACITY CALIBRATION REGISTER2

ADDRESS: B5H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT_CAL<23:16>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 GASCNT\_CAL<23:16>: Calibrated battery capacity value bits <23:16>

### 15.2.8.7 GASCNT\_CAL\_REG1: BAT CAPACITY CALIBRATION REGISTER1

ADDRESS: B6H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT_CAL<15:8>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 GASCNT\_CAL<15:8>: Calibrated battery capacity value bits <15:8>

### 15.2.8.8 GASCNT\_CAL\_REG0: BAT CAPACITY CALIBRATION REGISTER0

ADDRESS: B7H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT_CAL<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 GASCNT\_CAL<7:0>: Calibrated battery capacity value bits <7:0>

#### 15.2.8.9 GASCNT\_REG3: BAT CAPACITY REGISTER3

ADDRESS: B8H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT <31:24>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 GASCNT<31:24>: Battery capacity value bits<31:24>

#### 15.2.8.10 GASCNT\_REG2: BAT CAPACITY REGISTER2

ADDRESS: B9H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT <23:16>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 GASCNT<23:16>: Battery capacity value bits<23:16>

#### 15.2.8.11 GASCNT\_REG1: BAT CAPACITY REGISTER1

ADDRESS: BAH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT <15:8>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 GASCNT<15:8>: Battery capacity value bits<15:8>

### 15.2.8.12 GASCNT\_REG0: BAT CAPACITY REGISTER0

ADDRESS: BBH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	GASCNT <7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 GASCNT<7:0>: Battery capacity value bits<7:0>

### 15.2.8.13 BAT\_CUR\_REGH: BAT CURRENT HIGH BITS REGISTER

ADDRESS: BCH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BAT_CUR_AVG<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 BAT\_CUR\_AVG<11:8>: Battery average current value bits<11:8>

### 15.2.8.14 BAT\_CUR\_AVG\_REGL: BAT CURRENT LOW BITS REGISTER

ADDRESS: BDH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_CUR_AVG<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 BAT\_CUR\_AVG<7:0>: Battery average current value bits<7:0>

### 15.2.8.15 TS1\_ADC\_REGH: TS1 ADC HIGH BITS REGISTER

ADDRESS: BEH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	TS1_ADC<11:8>			

## Power Management System

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 TS1\_ADC<11:8>: TS1 ADC value bits<11:8>

#### 15.2.8.16 TS1\_ADC\_REGHL: TS1 ADC LOW BITS REGISTER

ADDRESS: BFH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	TS1_ADC<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 TS1\_ADC<7:0>: TS1 ADC value bits<7:0>

#### 15.2.8.17 TS2\_ADC\_REGH: TS2 ADC HIGH BITS REGISTER

ADDRESS: C0H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	TS2_ADC<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 TS2\_ADC<11:8>: TS2 ADC value bits<15:8>.

#### 15.2.8.18 TS2\_ADC\_REGHL: TS2 ADC LOW BITS REGISTER

ADDRESS: C1H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	TS2_ADC<7:0>							



DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

### DESCRIPTION

Bit 7-0 TS2\_ADC<7:0>: TS2 ADC value bits<7:0>

### 15.2.8.19 BAT\_OCV\_REGH: BAT OVER VOLTAGE HIGH BITS REGISTER

ADDRESS: C2H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BAT_OCV<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 BAT\_OCV<11:8>: Battery OCV value bits<11:8>

### 15.2.8.20 BAT\_OCV\_REGL: BAT OVER TEMP LOW BITS REGISTER

ADDRESS: C3H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_OCV<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 BAT\_OCV<7:0>: Battery OCV voltage value bits<7:0>.

### 15.2.8.21 BAT\_VOL\_REGH: BAT VOLTAGE HIGH BITS REGISTER

ADDRESS: C4H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BAT_VOL<11:8>			

## Power Management System

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 BAT\_VOL<11:8>: Real time battery voltage value bits<11:8>.

### 15.2.8.22 BAT\_VOL\_REGL: BAT VOLTAGE LOW BITS REGISTER

ADDRESS: C5H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_VOL<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 BAT\_VOL<7:0>: Real time battery voltage value bits<7:0>.

### 15.2.8.23 RELAX\_ENTRY\_THRES\_REGH

ADDRESS: C6H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RELAX_ENTRY_THRES<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 RELAX\_ENTRY\_THRES<11:8>: The threshold value bits<15:8> for the battery going into relaxation state

### 15.2.8.24 RELAX\_ENTRY\_THRES\_REGL

ADDRESS: C7H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SYMBOL	RELAX_ENTRY_THRES<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 RELAX\_ENTRY\_THRES<7:0>: The threshold value bits<7:0> for the battery going into relaxation state

#### 15.2.8.25 RELAX\_EXIT\_THRES\_REGH

ADDRESS: C8H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RELAX_EXIT_THRES<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 RELAX\_EXIT\_THRES<11:8>: The threshold value bits<15:8> for the battery out of relaxation state

#### 15.2.8.26 RELAX\_EXIT\_THRES\_REGL

ADDRESS: C9H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RELAX_EXIT_THRES<7:0>							
DEFAULT	0	1	1	0	0	0	0	0

### DESCRIPTION

Bit 7-0 RELAX\_EXIT\_THRES<7:0>: The threshold value bits<7:0> for the battery out of relaxation state

#### 15.2.8.27 RELAX\_VOL1\_REGH

ADDRESS: CAH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RELAX_VOL1<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-4    RESERVED  
Bit 3-0    RELAX\_VOL1<11:8>: Voltage1 value bits<11:8> in the relaxation state

**15.2.8.28 RELAX\_VOL1\_REGL**

ADDRESS: CBH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RELAX_VOL1<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-0    RELAX\_VOL1<7:0>: Voltage1 value bits<7:0> in the relaxation state

**15.2.8.29 RELAX\_VOL2\_REGH**

ADDRESS: CCH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	RELAX_VOL2<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-4    RESERVED  
Bit 3-0    RELAX\_VOL2<11:8>: Voltage2 value bits<11:8> in the relaxation state

**15.2.8.30 RELAX\_VOL2\_REGL**

ADDRESS: CDH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RELAX_VOL2<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

**DESCRIPTION**

Bit 7-0 RELAX\_VOL2<7:0>: Voltage2 value bits<7:0> in the relaxation state

### 15.2.8.31 BAT\_CUR\_R\_CALC\_REGH: BAT CURRENT HIGH BITS REGISTER

ADDRESS: CEH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BAT_CUR_R_CALC<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 BAT\_CUR\_R\_CALC<11:8>: Battery stable current value bits<11:8> for the internal resistance calculation.

### 15.2.8.32 BAT\_CUR\_R\_CALC\_REGL: BAT CURRENT LOW BITS REGISTER

ADDRESS: CFH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_CUR_R_CALC<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 BAT\_CUR\_R\_CALC<7:0>: Battery stable current value bits<7:0> for the internal resistance calculation.

### 15.2.8.33 BAT\_VOL\_R\_CALC\_REGH: BAT VOLTAGE HIGH BITS REGISTER

ADDRESS: D0H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	BAT_VOL_R_CALC<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 BAT\_VOL\_R\_CALC<11:8>: Battery stable voltage value bits<11:8> for the internal resistance calculation.

#### 15.2.8.34 BAT\_VOL\_R\_CALC\_REGL: BAT VOLTAGE LOW BITS REGISTER

ADDRESS: D1H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	BAT_VOL_R_CALC<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 BAT\_VOL\_R\_CALC<7:0>: Battery stable voltage value bits<7:0> for the internal resistance calculation.

#### 15.2.8.35 CAL\_OFFSET\_REGH: OFFSET HIGH BITS REGISTER

ADDRESS: D2H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	CAL_OFFSET_REG<11:8>			
DEFAULT	0	1	1	1	1	1	1	1

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 CAL\_OFFSET\_REG<11:8>: PCB current offset value bits<11:8>.

#### 15.2.8.36 CAL\_OFFSET\_REGL: OFFSET LOW BITS REGISTER

ADDRESS: D3H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	CAL_OFFSET_REG<7:0>							
DEFAULT	1	1	1	1	1	1	1	1

#### DESCRIPTION

Bit 7-0 CAL\_OFFSET\_REG<7:0>: PCB current offset value bits<7:0>.

#### 15.2.8.37 NON\_ACT\_TIMER\_CNT\_REGL:

ADDRESS: D4H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	NON_ACT_TIMER_CNT<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 NON\_ACT\_TIMER\_CNT<7:0>: Timer for SLEEP or OFF state (Unit: minute)

#### 15.2.8.38 VCALIB0\_REGH: VOLTAGE0 CALIBRATION HIGH BITS REGISTER

ADDRESS: D5H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	VCALIB0<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 Voltage0 calibration value bits<11:8> for calculating offset error and gain error.

#### 15.2.8.39 VCALIB0\_REGL: VOLTAGE0 CALIBRATION LOW BITS REGISTER

ADDRESS: D6H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	VCALIB0<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 Voltage0 calibration value bits<7:0> for calculating offset error and gain error.

#### 15.2.8.40 VCALIB1\_REGH: VOLTAGE1 CALIBRATION HIGH BITS REGISTER

ADDRESS: D7H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	VCALIB1<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 Voltage1 calibration value bits<11:8> for calculating offset error and gain error.

#### 15.2.8.41 VCALIB1\_REGL: VOLTAGE1 CALIBRATION LOW BITS REGISTER

ADDRESS: D8H				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	VCALIB1<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7- Voltage1 calibration value bits<7:0> for calculating offset error and gain error.

#### 15.2.8.42 IOFFSET\_REGH: CURRENT OFFSET HIGH BITS REGISTER

ADDRESS: DDH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	RESV	RESV	RESV	RESV	IOFFSET<11:8>			
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-4 RESERVED

Bit 3-0 Calculated current offset value bits<11:8>



### 15.2.8.43 IOFFSET\_REGL: CURRENT OFFSET LOW BITS REGISTER

ADDRESS: DEH				TYPE: R				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	IOFFSET<7:0>							
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 Calculated current offset value bits<7:0>

### 15.2.9 DATA REGISTER

#### 15.2.9.1 DATA0\_REG: DATA0 DATA REGISTER

ADDRESS: DFH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA0(7)	DATA0(6)	DATA0(5)	DATA0(4)	DATA0(3)	DATA0(2)	DATA0(1)	DATA0(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA0<7:0>

#### 15.2.9.2 DATA1\_REG: DATA1 DATA REGISTER

ADDRESS: E0H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA1(7)	DATA1(6)	DATA1(5)	DATA1(4)	DATA1(3)	DATA1(2)	DATA1(1)	DATA1(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA1<7:0>

#### 15.2.9.3 DATA2\_REG: DATA2 DATA REGISTER

ADDRESS: E1H				TYPE: RW				
--------------	--	--	--	----------	--	--	--	--

# RK818

## Power Management System

Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA2(7)	DATA2(6)	DATA2(5)	DATA2(4)	DATA2(3)	DATA2(2)	DATA2(1)	DATA2(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA2<7:0>

#### 15.2.9.4 DATA3\_REG: DATA3 DATA REGISTER

ADDRESS: E2H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA3(7)	DATA3(6)	DATA3(5)	DATA3(4)	DATA3(3)	DATA3(2)	DATA3(1)	DATA3(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA3<7:0>

#### 15.2.9.5 DATA4\_REG: DATA4 DATA REGISTER

ADDRESS: E3H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA4(7)	DATA4(6)	DATA4(5)	DATA4(4)	DATA4(3)	DATA4(2)	DATA4(1)	DATA4(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA4<7:0>

#### 15.2.9.6 DATA5\_REG: DATA5 DATA REGISTER

ADDRESS: E4H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA5(7)	DATA5(6)	DATA5(5)	DATA5(4)	DATA5(3)	DATA5(2)	DATA5(1)	DATA5(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA5<7:0>

### 15.2.9.7 DATA6\_REG: DATA6 DATA REGISTER

ADDRESS: E5H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA6(7)	DATA6(6)	DATA6(5)	DATA6(4)	DATA6(3)	DATA6(2)	DATA6(1)	DATA6(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA6<7:0>

### 15.2.9.8 DATA7\_REG: DATA7 DATA REGISTER

ADDRESS: E6H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA7(7)	DATA7(6)	DATA7(5)	DATA7(4)	DATA7(3)	DATA7(2)	DATA7(1)	DATA7(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA7<7:0>

### 15.2.9.9 DATA8\_REG: DATA8 DATA REGISTER

ADDRESS: E7H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA8(7)	DATA8(6)	DATA8(5)	DATA8(4)	DATA8(3)	DATA8(2)	DATA8(1)	DATA8(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA8<7:0>

### 15.2.9.10 DATA9\_REG: DATA9 DATA REGISTER

ADDRESS: E8H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA9(7)	DATA9(6)	DATA9(5)	DATA9(4)	DATA9(3)	DATA9(2)	DATA9(1)	DATA9(0)

DEFAULT	0	0	0	0	0	0	0	0
---------	---	---	---	---	---	---	---	---

### DESCRIPTION

Bit 7-0 DATA9<7:0>

#### 15.2.9.11 DATA10\_REG: DATA10 DATA REGISTER

ADDRESS: E9H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA10(7)	DATA10(6)	DATA10(5)	DATA10(4)	DATA10(3)	DATA10(2)	DATA10(1)	DATA10(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA10<7:0>

#### 15.2.9.12 DATA11\_REG: DATA11 DATA REGISTER

ADDRESS: EAH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA11(7)	DATA11(6)	DATA11(5)	DATA11(4)	DATA11(3)	DATA11(2)	DATA11(1)	DATA11(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA11<7:0>

#### 15.2.9.13 DATA12\_REG: DATA12 DATA REGISTER

ADDRESS: EBH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA12(7)	DATA12(6)	DATA12(5)	DATA12(4)	DATA12(3)	DATA12(2)	DATA12(1)	DATA12(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA12<7:0>

#### 15.2.9.14 DATA13\_REG: DATA13 DATA REGISTER

ADDRESS: ECH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA13(7)	DATA13(6)	DATA13(5)	DATA13(4)	DATA13(3)	DATA13(2)	DATA13(1)	DATA13(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA13<7:0>

#### 15.2.9.15 DATA14\_REG: DATA14 DATA REGISTER

ADDRESS: EDH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA14(7)	DATA14(6)	DATA14(5)	DATA14(4)	DATA14(3)	DATA14(2)	DATA14(1)	DATA14(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA14<7:0>

#### 15.2.9.16 DATA15\_REG: DATA15 DATA REGISTER

ADDRESS: EDH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA15(7)	DATA15(6)	DATA15(5)	DATA15(4)	DATA15(3)	DATA15(2)	DATA15(1)	DATA15(0)
DEFAULT	0	0	0	0	0	0	0	0

### DESCRIPTION

Bit 7-0 DATA15<7:0>

#### 15.2.9.17 DATA16\_REG: DATA16 DATA REGISTER

ADDRESS: EFH				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA16(7)	DATA16(6)	DATA16(5)	DATA16(4)	DATA16(3)	DATA16(2)	DATA16(1)	DATA16(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA16<7:0>

#### 15.2.9.18 DATA17\_REG: DATA17 DATA REGISTER

ADDRESS: F0H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA17(7)	DATA17(6)	DATA17(5)	DATA17(4)	DATA17(3)	DATA17(2)	DATA17(1)	DATA17(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA17<7:0>

#### 15.2.9.19 DATA18\_REG: DATA18 DATA REGISTER

ADDRESS: F1H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA18(7)	DATA18(6)	DATA18(5)	DATA18(4)	DATA18(3)	DATA18(2)	DATA18(1)	DATA18(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA18<7:0>


### 15.2.9.20 DATA19\_REG: DATA19 DATA REGISTER

ADDRESS: F2H				TYPE: RW				
Bit	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
SYMBOL	DATA19(7)	DATA19(6)	DATA19(5)	DATA19(4)	DATA19(3)	DATA19(2)	DATA19(1)	DATA19(0)
DEFAULT	0	0	0	0	0	0	0	0

#### DESCRIPTION

Bit 7-0 DATA19<7:0>

## 16 PACKAGE INFORMATION



**QFN68 7mm X 7mm**



DESCRIPTION	SYMBOL	MILLIMETER		
		MIN	NOM	MAX
TOTAL THICKNESS	A	0.70	0.75	0.80
STAND OFF	A1	0	0.035	0.05
MOLD THICKNESS	A2	-	0.55	0.57
MATERIAL THICKNESS	A3	-	0.203 <sub>REF</sub>	-
PACKAGE SIZE	D	-	7 <sub>BSC</sub>	-
	E	-	7 <sub>BSC</sub>	-
EP SIZE	D1	5.39	5.49	5.59
	E1	5.39	5.49	5.59
LEAD LENGTH	L	0.30	0.4	0.50
LEAD PITCH	e	0.35 <sub>BSC</sub>		
LEAD WIDTH	b	3.402	0.15	0.164
LEAD OSITION OFFSET	aaa	0.07		
LEAD COPLANARITY	bbb	0.08		
PACKAGE EDGE PROFILE	ccc	0.10		
MOLD FLATNESS	ddd	0.10		
EP POSITION OFFSET	eee	0.10		
	fff	0.05		

**Note:**

1. Coplanarity applies to leads, corner leads and die attach pad.
2. Dimension b applies to metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measure in that radius area.