Lab 2 Report - Design and Simulation of ALU with sequential machine controlled datapath

Lab 2 Report - Design and Simulation of ALU with sequential machine controlled datapath

```
Lab Targets
    Circuit Diagram
    Code and Testbench
        Top Module
        ALU Design
        Register Design
        Toggle Bottom Design and Testbench
             Toggle Bottom Design
             Toggle Bottom Testbench
        Top Module Testbench
    Resource Allocation
    Summary
Source Code
    Top Module - Lab2.v
```


ALU - ALU.v Register - Register.v Toggle Bottom - Toggle_Button.v Toggle Bottom Test Bench Top Module Test Bench

Lab Targets

Design an 8-bit Arithmetic Logical Unit (ALU), based on the method of top-down module system design.

Use the simple ALU from the previous experiment and write other circuits to complete the circuit design and test code writing. Under the EDA platform - ModelSim, complete the design input, compilation, and functional simulation verification.

Circuit Diagram



Code and Testbench

Top Module

```
1
    module Lab2 (
        output [4:0] ALU_out,
 2
        output Led_idle, Led_wait, Led_rdy,
 3
        input [3:0] Data,
        input [2:0] Opcode,
 6
        input Go,
 7
        input clk, reset
 8
    );
 9
        wire [3:0] Reg_out;
10
        ALU
                         M1 (ALU_out, Data, Reg_out, Opcode);
11
        Register
                         M2 (Reg_out, Data, Load, clk, reset);
12
                         M3 (Load, Led_idle, Led_wait, Led_rdy, Go, clk, reset);
        Toggle_Button
13
14
15
    endmodule
```

This model named Lab1, has five input port and four output ports. Which are

- 1. ALU_out: A 5-bit output, which is result of number after ALU process.
- 2. Led_idel, Led_wait, Led_rdy: These three are LED to indicate the internal status of the system.
- 3. Data: A 4-bit input, the data be sent to ALU.
- 4. Opcode: A 3-bit input, to control the ALU function.
- 5. Go: It is a button to control the system.
- 6. clk: A clock signal.
- 7. reset: Hardware reset.

ALU Design

This part using the same design in Lab 1.

Register Design

```
module Register (output reg [3:0] Reg_out, input [3:0] Data, input Load, clk, reset);
2
        always @(posedge clk) begin
3
            if(reset) Reg_out = 4'b0;
4
5
            else begin
                if(Load) Reg_out <= Data ;</pre>
6
7
            end
8
        end
9
   endmodule
```

This model named Register. Having 5 ports.

- 1. Reg_out: One 4-bit register type output, sending the data to ALU model.
- 2. Data: One 4-bit input, sending the data in the register.
- 3. Load: When **load** is HIGH, the data can write into the register. When load is LOW, the data can read out of the register.
- 4. clk: Clock signal.
- 5. reset: When **reset** is HIGH, the content of the register should be empty.

Line 2: Statement always here to tell that the following codes always at the positive edges of the clock signal, clk.

Line 4: If **reset** signal is HIGH, then clears the register. In our implementation, sending zero to output directly.

Line 5 to Line 7: If **reset** signal is LOW and **Load** signal is HIGH, sending input data to Reg_out. According to behaver of Register model are controlled by clock, the data will keeping in one clock cycle.

Toggle Bottom Design and Testbench

Toggle Bottom Design


```
module Toggle_Button (output reg Load, Led_idle, Led_wait, Led_rdy, input Go, clk, reset);
 1
 2
        reg [1:0] state = 0;
 3
        always @(posedge clk) begin
 4
 5
 6
            if(reset) state = 0;
            else begin
 8
                if (Go && state == 0) state = 2'b1;
                 else if(state == 1) state = 2'b10;
 9
                 else if(!Go && state == 2'b10) state = 2'b11;
10
                 else if (Go && state == 2'b11) begin
11
12
                     state = 2'b1;
                     Led_rdy = 0;
13
14
                 end
15
            end
16
17
             case(state)
                 2'b0:
18
                                  begin
19
                                      Led_idle = 1;
20
                                     Led_wait = 0;
21
                                     Led rdy = 0;
```

```
22
                                         Load = 0;
23
                                    end
24
                  2'b1:
                                    begin
25
                                             Led_idle = 0;
26
                                             Load = 1;
27
28
                                    end
29
                  2'b10:
30
                                    begin
31
                                             Load = 0;
32
                                             Led_wait = 1;
33
                                         end
34
35
                  2'b11:
                                    begin
36
                                             Led_wait = 0;
37
                                             Led_rdy = 1;
38
                                         end
39
              endcase
40
         end
41
     endmodule
```

This model named Register. Having 7 ports,

- 1. Load: One bit register type output, using for register model.
- 2. Led_idel, Led_wait, Led_rdy: These three are LED to indicate the internal status of the system.
- 3. Go: It is a button to control the system.
- 4. clk: Clock signal.
- 5. reset: When **reset** is HIGH, this model go to idle.

The following is flow chart of this model



Line 6: If **reset** signal is HIGH, the state of this model goes to initial state - S_idle. In our code, it is state 0.


Line 7 to Line 14: This part we using if...else... statements to control the state of this model, the state are following the above ASM chart.

Line 17 to Line 39: This part is a case statement. Cooperating with state register in Line 2. For each state, this part statements used for control output ports.

Toggle Bottom Testbench

```
`timescale 1 ps/ 1 ps
    module Toggle_Button_vlg_tst();
 2
 3
    // constants
 4
    // general purpose registers
    reg eachvec;
 5
    // test vector input registers
 7
    reg Go;
    reg clk;
    reg reset;
10
    // wires
11
    wire Led_idle;
    wire Led_rdy;
12
13
    wire Led_wait;
14
    wire Load;
15
    // assign statements (if any)
16
    Toggle_Button i1 (
17
    // port map - connection between master ports and signals/registers
18
19
       .Go(Go),
20
        .Led_idle(Led_idle),
       .Led_rdy(Led_rdy),
21
22
       .Led_wait(Led_wait),
23
       .Load(Load),
24
       .clk(clk),
        .reset(reset)
25
    );
26
27
    initial
28
    begin
29
    // code that executes only once
30
    // insert code here --> begin
      reset = 1'b0;
31
32
      clk = 1'b0;
      forever #5 clk = ~clk;
33
    // --> end
35
    $display("Running testbench");
36
    end
37
38
    always
39
    // optional sensitivity list
    // @(event1 or event2 or .... eventn)
40
41
    begin
    // code executes for every event on sensitivity list
    // insert code here --> begin
43
    #5 Go = 1'b1;
44
    #50 \text{ Go} = 1'b0;
    #70 Go = 1'b1;
    #80 \text{ Go} = 1'b0;
    @eachvec;
48
49
    // --> end
50
    end
51
    endmodule
```

Check the value of the three external LED lights and the Load signal to determine the status of this module. From the figure we can see that the change of the state of this module is in line with our expected ASM diagram.



Top Module Testbench

```
1
    module Lab2_vlg_tst();
 2
    // constants
 3
    // general purpose registers
    reg eachvec;
 4
    // test vector input registers
 5
 6
    reg [3:0] Data;
 7
    reg Go;
    reg [2:0] Opcode;
 8
 9
    reg clk;
10
    reg reset;
11
    reg count;
12
    // wires
    wire [4:0] ALU_out;
13
14
    wire Led_idle;
15
    wire Led_rdy;
    wire Led_wait;
16
17
18
    // assign statements (if any)
    Lab2 i1 (
19
20
    // port map - connection between master ports and signals/registers
         .ALU_out(ALU_out),
21
22
        .Data(Data),
23
         .Go(Go),
         .Led_idle(Led_idle),
24
25
         .Led_rdy(Led_rdy),
26
         .Led_wait(Led_wait),
27
         .Opcode(Opcode),
28
         .clk(clk),
         .reset(reset)
29
30
    );
31
    initial
32
33
    // code that executes only once
    // insert code here --> begin
35
        clk = 0;
36
37
        Go = 0;
38
39
        reset =0;
40
        Data = 4'b0;
         Opcode = 3'b0;
41
42
```

```
43
         forever #5 clk = ~clk;
44
     // --> end
45
     $display("Running testbench");
46
47
     end
48
     initial begin
49
     #200 reset = 1;
50
     #13 reset = 0;
51
52
     end
53
54
55
     always
     // optional sensitivity list
     // @(event1 or event2 or .... eventn)
58
59
     // code executes for every event on sensitivity list
     // insert code here --> begin
60
61
62
     for(count = 3'b0 ; count<= 3'b111 ;count = count+1)</pre>
         begin
63
             Data = 4'b0010;
64
             #3 \text{ Go} = 1;
65
             #50 Go = 0;
66
67
             #10 Opcode= Opcode + 1;
68
         end
69
70
     @eachvec;
71
     // --> end
72
     end
73
     endmodule
```



We using one operation explain in detail.



From the above figure we can see that **Data** is 0010, **Reg_out** which is last data in register is 0010, and **Opcode** is 001 which function is subtract.


When **Go** signal is HIGH, in the next clock, **Led_rdy** from HIGH to LOW, at the same time, **Load** is from LOW to HIGH, to control the register store the data.

After next clock, **Load** signal becomes LOW, and **Led_wait** becomes HIGH, it is meaning the system is waiting to start calculate.

$$0010_2 - 0010_2 = 00000_2$$

We can seen the output is 00000, it is correct.

The, we test reset function:



From the wave figure we can seen after **reset** is HIGH, in next positive edge of clock, **Reg_out** is 0000, **Load** is LOW, **Led_idle** is HIGH, and **ALU_out** is 00000.

This result is our expected.

Resource Allocation

Liu Ziyang: Toggle Bottom module design and testbench, and experimental report writing.

Xu Zhikun: Top module design and testbench.

Zhu Yanxing: Top module design and toggle botton testbench.

Chen Dingrui: Register design and testbench.

Gong Chen: Toggle bottom module design and top module testbench.

Summary

In this lab, we design an ALU and its data channel by mastering the top-down module design method using Verilog HDL and the Quartus II EDA platform for design input, compilation, simulation of the whole process.

Source Code

Top Module - Lab2.v

2

```
3
        output Led_idle, Led_wait, Led_rdy,
        input [3:0] Data,
 4
 5
        input [2:0] Opcode,
        input Go,
 6
 7
        input clk, reset
 8
9
        wire [3:0] Reg_out;
10
        ALU
                         M1 (ALU_out, Data, Reg_out, Opcode);
11
12
        Register
                             M2 (Reg_out, Data, Load, clk, reset);
        Toggle_Button M3 (Load, Led_idle, Led_wait, Led_rdy, Go, clk, reset);
13
14
15
    endmodule
16
```

ALU - ALU.v

```
module ALU (output reg [4:0] ALU_out, input [3:0] Data_A, Data_B, input [2:0] Opcode);
2
        parameter Add = 3'b000, // A + B
                                  = 3'b001,
3
                       Subtract
                       Or_AB
                                 = 3'b010, // A | B
4
5
                       And_AB = 3'b011, // A & B
                                  = 3'b100,
6
                       Not A
                                             // ~ A
7
                       Exor
                                  = 3'b101,
                                             // A ^ B
                                  = 3'b110, // A \sim ^B
8
                       Exnor
                                  = 3'b111;
                                             // | A
9
                       Ror_A
10
        always@(*)
11
12
13
        case(Opcode)
           Add:
                           ALU_out = Data_A + Data_B;
           Subtract:
                       ALU_out = Data_A - Data_B;
           Or AB:
                       ALU_out = Data_A | Data_B;
16
           And_AB:
                       ALU_out = Data_A & Data_B;
17
18
           Not_A:
                       ALU_out = ~ Data_A;
           Exor:
                           ALU_out = Data_A ^ Data_B;
19
                      ALU_out = Data_A ~^ Data_B;
20
            Exnor:
            Ror_A:
                       ALU_out <= {Data_A[0],Data_A[3:1]};</pre>
21
        endcase
22
23
    endmodule
```

Register - Register.v

```
module Register (output reg [3:0] Reg_out, input [3:0] Data, input Load, clk, reset);
 1
 2
         always @(posedge clk) begin
 3
 4
             if(reset) Reg_out = 4'b0;
 5
             else begin
 6
                 if(Load) Reg_out <= Data ;</pre>
 7
 8
         end
 9
    endmodule
10
```

Toggle Bottom - Toggle_Button.v

```
module Toggle_Button (output reg Load, Led_idle, Led_wait, Led_rdy, input Go, clk, reset);
 1
 2
         reg [1:0] state = 0;
 3
         always @(posedge clk) begin
 4
 5
 6
             if(reset) state = 0;
             else begin
                 if(Go && state == 0) state = 2'b1;
 8
 9
                 else if(state == 1) state = 2'b10;
                 else if(!Go && state == 2'b10) state = 2'b11;
10
                 else if (Go && state == 2'b11) begin
11
12
                     state = 2'b1;
13
                     Led_rdy = 0;
14
                 end
15
             end
16
17
             case(state)
                 2'b0:
18
                                      begin
19
                                          Led_idle = 1;
20
                                          Led wait = 0;
                                          Led_rdy = 0;
21
22
                                          Load = 0;
23
                                      end
24
                 2'b1:
25
                                  begin
26
                                          Led_idle = 0;
27
                                          Load = 1;
28
                                      end
29
30
                 2'b10:
                                  begin
31
                                          Load = 0;
32
                                          Led_wait = 1;
33
                                      end
34
35
                 2'b11:
                                  begin
                                          Led_wait = 0;
36
37
                                          Led_rdy = 1;
38
                                      end
39
             endcase
40
         end
```

Toggle Bottom Test Bench

```
// Copyright (C) 2018 Intel Corporation. All rights reserved.
    // Your use of Intel Corporation's design tools, logic functions
   // and other software and tools, and its AMPP partner logic
   // functions, and any output files from any of the foregoing
 5
   // (including device programming or simulation files), and any
    // associated documentation or information are expressly subject
    \ensuremath{//} to the terms and conditions of the Intel Program License
   // Subscription Agreement, the Intel Quartus Prime License Agreement,
    // the Intel FPGA IP License Agreement, or other applicable license
9
    // agreement, including, without limitation, that your use is for
    // the sole purpose of programming logic devices manufactured by
    // Intel and sold by Intel or its authorized distributors. Please
12
    // refer to the applicable agreement for further details.
    // This file contains a Verilog test bench template that is freely editable to
17
    // suit user's needs .Comments are provided in each section to help the user
18
    // fill out necessary details.
    20
    // Generated on "10/29/2019 20:29:16"
21
22
   // Verilog Test Bench template for design : Toggle_Button
23
24
    // Simulation tool : ModelSim-Altera (Verilog)
25
    //
26
   `timescale 1 ps/ 1 ps
    module Toggle Button vlg tst();
29
    // constants
30
    // general purpose registers
31
    reg eachvec;
32
   // test vector input registers
33
   reg Go;
34
    reg clk;
    reg reset;
   // wires
    wire Led_idle;
    wire Led rdy;
    wire Led wait;
    wire Load;
41
42
    // assign statements (if any)
    Toggle_Button i1 (
43
    \ensuremath{//} port map - connection between master ports and signals/registers
44
45
       .Go(Go),
46
       .Led_idle(Led_idle),
47
        .Led_rdy(Led_rdy),
        .Led_wait(Led_wait),
48
```

```
49
         .Load(Load),
50
         .clk(clk),
         .reset(reset)
    );
52
53
    initial
54
    begin
55
    // code that executes only once
    // insert code here --> begin
56
        reset = 1'b0;
57
       clk = 1'b0;
58
        forever #5 clk = ~clk;
59
    // --> end
60
    $display("Running testbench");
    always
    // optional sensitivity list
    // @(event1 or event2 or .... eventn)
67
    begin
68
    // code executes for every event on sensitivity list
    // insert code here --> begin
    #5 Go = 1'b1;
    #50 Go = 1'b0;
71
    #70 \text{ Go} = 1'b1;
72
73
    #80 \text{ Go} = 1'b0;
74
    @eachvec;
    // --> end
     end
    endmodule
78
79
```

Top Module Test Bench

```
// Copyright (C) 2018 Intel Corporation. All rights reserved.
   // Your use of Intel Corporation's design tools, logic functions
   // and other software and tools, and its AMPP partner logic
3
   // functions, and any output files from any of the foregoing
   // (including device programming or simulation files), and any
   // associated documentation or information are expressly subject
7
   // to the terms and conditions of the Intel Program License
   // Subscription Agreement, the Intel Quartus Prime License Agreement,
   // the Intel FPGA IP License Agreement, or other applicable license
   // agreement, including, without limitation, that your use is for
10
11
   // the sole purpose of programming logic devices manufactured by
   // Intel and sold by Intel or its authorized distributors. Please
12
13
   // refer to the applicable agreement for further details.
14
   15
16
   // This file contains a Verilog test bench template that is freely editable to
17
   // suit user's needs .Comments are provided in each section to help the user
   // fill out necessary details.
18
   19
```

```
20
    // Generated on "11/11/2019 20:11:36"
21
22
    // Verilog Test Bench template for design : Lab2
23
    // Simulation tool : ModelSim-Altera (Verilog)
24
25
26
27
    `timescale 1 ps/ 1 ps
28
    module Lab2_vlg_tst();
29
    // constants
    // general purpose registers
30
31
    reg eachvec;
32
    // test vector input registers
33
    reg [3:0] Data;
    reg Go;
35
    reg [2:0] Opcode;
    reg clk;
36
37
   reg reset;
38
    reg count;
39
    // wires
40
    wire [4:0] ALU_out;
41
   wire Led_idle;
42
    wire Led_rdy;
43
    wire Led_wait;
44
45
    // assign statements (if any)
    Lab2 i1 (
46
47
    // port map - connection between master ports and signals/registers
48
        .ALU_out(ALU_out),
49
        .Data(Data),
50
        .Go(Go),
        .Led_idle(Led_idle),
51
52
        .Led_rdy(Led_rdy),
53
        .Led_wait(Led_wait),
54
        .Opcode(Opcode),
55
        .clk(clk),
        .reset(reset)
56
    );
57
58
    initial
59
    begin
    // code that executes only once
    // insert code here --> begin
61
62
63
        clk = 0;
64
65
        Go = 0;
66
        reset =0;
        Data = 4'b0;
67
        Opcode = 3'b0;
68
69
70
        forever #5 clk = ~clk;
71
72
    // --> end
73
    $display("Running testbench");
74
    end
```

```
75
76
     initial begin
77
     #200 reset = 1;
78
    #13 reset = 0;
79
     end
80
81
82
     always
     // optional sensitivity list
83
84
    // @(event1 or event2 or .... eventn)
85
    begin
     // code executes for every event on sensitivity list
86
     // insert code here --> begin
87
88
89
     for(count = 3'b0 ; count<= 3'b111 ;count = count+1)</pre>
90
         begin
            Data = 4'b0010;
91
92
            #3 Go = 1;
93
             #50 Go = 0;
94
             #10 Opcode= Opcode + 1;
95
         end
96
97
     @eachvec;
98
     // --> end
99
     end
     endmodule
100
101
102
```