

Lab 1 Report - 8-bit Simple ALU

Lab Targets

Design an 8-bit Arithmetic Logical Unit (ALU), based on the method of top-down module system design.

The functions are shown in the table, and eight operations such as addition, subtraction, logical AND, and OR are implemented according to the operation code.

The input operand is an 8421 code combination corresponding to a four-digit number starting from the end of the student number.

Operand	Function
Add	$a + b$
Subtract	$a - b$
Or_AB	$a b$
And_AB	$a \& b$
Not A	$\sim a$
Exor	$a \wedge b$
Exnor	$a \sim \wedge b$
Ror_A	$ a$


Circuit Diagram

Steps to Generate Circuit Diagram

Step1: Processing > start > Analysis & Elaboration

Step2: Tools > Netlist viewer > RTL viewer

Diagram



Code and Comments

ALU - Lab1.v

```

1  module Lab1(output reg [7:0] ALU_out, input [7:0] Data_A, Data_B, input [2:0] Opcode);
2      parameter    Add      = 3'b000,    // A + B
3                  Subtract  = 3'b001,    // A - B
4                  Or_AB     = 3'b010,    // A | B
5                  And_AB    = 3'b011,    // A & B
6                  Not_A     = 3'b100,    // ~ A
7                  Exor      = 3'b101,    // A ^ B
8                  Exnor     = 3'b110,    // A ~ ^ B
9                  Ror_A     = 3'b111;    // | A
10
11     always@(*)
12
13     case(Opcode)
14         Add:      ALU_out = Data_A + Data_B;
15         Subtract: ALU_out = Data_A - Data_B;
16         Or_AB:    ALU_out = Data_A | Data_B;
17         And_AB:   ALU_out = Data_A & Data_B;
18         Not_A:    ALU_out = ~ Data_A;
19         Exor:     ALU_out = Data_A ^ Data_B;
20         Exnor:    ALU_out = Data_A ~^ Data_B;
21         Ror_A:    ALU_out <= {Data_A[0],Data_A[7:1]};
22     endcase
23 endmodule

```

This model named Lab1, has one input port and three output ports. Which are

1. ALU_out: A 8-bit output, which is result of number after ALU process.
2. Data_A: A 8-bit input, the first data be sent to ALU.
3. Data_B: A 8-bit input, the second data be sent to ALU.
4. Opcode: A 3-bit input, to control the ALU function.

We declare 8 parameters for identifying 8 operations respectively. The details are described in the following table.

Operation	Function	Opcode	Operation	Function	Opcode
Add	$a + b$	000	Not A	$\sim a$	100
Subtract	$a - b$	001	Exor	$a \wedge b$	101
Or_AB	$a b$	010	Exnor	$a \sim \wedge b$	110
And_AB	$a \& b$	011	Ror_A	$ a$	111

In line 11, always@(*) statement *always* here to tell that the following codes always run.

Start at line 13 is case statement, which is used to define the functions of each operation in details.

Testbench and Wave

Testbench - Lab1.vt

```

1  module Lab1_vlg_tst();
2      // test vector input registers
3      reg [7:0] Data_A;
4      reg [7:0] Data_B;
5      reg [2:0] Opcode;
6      // wires

```

```

7  wire [7:0]  ALU_out;
8
9  // assign statements (if any)
10 Lab1 i1 (
11  // port map - connection between master ports and signals/registers
12  .ALU_out(ALU_out),
13  .Data_A(Data_A),
14  .Data_B(Data_B),
15  .Opcode(Opcode)
16  );
17  initial
18  begin
19  // code that executes only once
20  // insert code here --> begin
21  Data_A = 8'b00100011;
22  Data_B = 8'b00111000;
23
24  #20 Opcode = 3'b000;
25  #20 Opcode = 3'b001;
26  #20 Opcode = 3'b010;
27  #20 Opcode = 3'b011;
28  #20 Opcode = 3'b100;
29  #20 Opcode = 3'b101;
30  #20 Opcode = 3'b110;
31  #20 Opcode = 3'b111;
32  // --> end
33  $display("Running testbench");
34  end
35  endmodule

```

From *Experiments Handbook of Digital System Design* we know that the input operand is an 8421 code combination corresponding to a four-digit number starting from the end of the student number.


In this testbench, we use Student Number is 16206553, so the input number are 35_{10} and 56_{10}

$$35_{10} = 00100011_2$$

$$56_{10} = 00111000_2$$

Then, we tested each opcode every 20 ps.

Wave



We can see the output result are as we expected.

Summary

In this Lab, our team design a simple 8-bit ALU. Each of us participated in the experiment, completed the experiment together, and performed a simulation test. We successfully completed this experiment and the results are satisfactory.