Lab 2 Report - Design and Simulation of ALU with sequential machine controlled datapath

Lab Targets

Design an 8-bit Arithmetic Logical Unit (ALU), based on the method of top-down module system design.


Use the simple ALU from the previous experiment and write other circuits to complete the circuit design and test code writing. Under the EDA platform - ModelSim, complete the design input, compilation, and functional simulation verification.

Circuit Diagram

Steps to Generate Circuit Diagram

Step1: Processing > start > Analysis & Elaboration Step2: Tools > Netlist viewer > RTL viewer

Diagram



Code and Comments

Top Model - Lab2.v

```
module Lab2 (
 2
        output [4:0] ALU out,
        output Led_idle, Led_wait, Led_rdy,
 3
 4
        input [3:0] Data,
 5
        input [2:0] Opcode,
        input Go,
 6
 7
        input clk, reset
    );
 8
        wire [3:0] Reg_out;
 9
10
                         M1 (ALU_out, Data, Reg_out, Opcode);
11
        ALU
                         M2 (Reg_out, Data, Load, clk, reset);
12
        Register
        Toggle_Button M3 (Load, Led_idle, Led_wait, Led_rdy, Go, clk, reset);
13
14
    endmodule
```

This model named Lab1, has five input port and four output ports. Which are

- 1. ALU_out: A 5-bit output, which is result of number after ALU process.
- 2. Led_idel, Led_wait, Led_rdy: These three are LED to indicate the internal status of the system.
- 3. Data: A 4-bit input, the data be sent to ALU.
- 4. Opcode: A 3-bit input, to control the ALU function.
- 5. Go: It is a button to control the system.
- 6. clk: A clock signal.
- 7. reset: Hardware reset.

ALU - Lab1.v

This part using the same design in Lab 1.

Register - Register.v

```
1
   module Register (output reg [3:0] Reg_out, input [3:0] Data, input Load, clk, reset);
2
        always @(posedge clk) begin
3
            if(reset) Reg_out = 4'b0;
4
5
            else begin
6
                if(Load) Reg out <= Data ;</pre>
7
            end
8
        end
   endmodule
```

This model named Register. Having 5 ports.

- 1. Reg_out: One 4-bit register type output, sending the data to ALU model.
- 2. Data: One 4-bit input, sending the data in the register.
- 3. Load: When **load** is HIGH, the data can write into the register. When load is LOW, the data can read out of the register.
- 4. clk: Clock signal.
- 5. reset: When **reset** is HIGH, the content of the register should be empty.

Line 2: Statement always here to tell that the following codes always at the positive edges of the clock signal, clk.

Line 4: If **reset** signal is HIGH, then clears the register. In our implementation, sending zero to output directly.

Line 5 to Line 7: If **reset** signal is LOW and **Load** signal is HIGH, sending input data to Reg_out. According to behaver of Register model are controlled by clock, the data will keeping in one clock cycle.

Toggle Bottom - Toggle_Bottom.v


```
module Toggle_Button (output reg Load, Led_idle, Led_wait, Led_rdy, input Go, clk, reset);
 1
 2
         reg [1:0] state = 0;
 3
 4
         always @(posedge clk) begin
 5
 6
             if(reset) state = 0;
             else begin
                 if (Go && state == 0) state = 2'b1;
 8
                 else if(state == 1) state = 2'b10;
 9
10
                 else if(!Go && state == 2'b10) state = 2'b11;
                 else if (Go && state == 2'b11) begin
11
12
                     state = 2'b1;
                     Led_rdy = 0;
13
14
                 end
15
             end
16
17
             case(state)
                 2'b0:
18
                                  begin
19
                                      Led_idle = 1;
20
                                      Led_wait = 0;
                                      Led rdy = 0;
21
22
                                      Load = 0;
23
                                  end
24
                 2'b1:
25
                                  begin
26
                                           Led_idle = 0;
                                           Load = 1;
27
28
                                  end
29
30
                 2'b10:
                                  begin
31
                                           Load = 0;
                                           Led_wait = 1;
32
33
                                       end
34
35
                 2'b11:
                                  begin
36
                                           Led_wait = 0;
37
                                           Led_rdy = 1;
38
                                       end
39
             endcase
40
         end
41
    endmodule
```

This model named Register. Having 7 ports,

- 1. Load: One bit register type output, using for register model.
- 2. Led_idel, Led_wait, Led_rdy: These three are LED to indicate the internal status of the system.
- 3. Go: It is a button to control the system.

- 4. clk: Clock signal.
- 5. reset: When **reset** is HIGH, this model go to idle.

The following is flow chart of this model



Line 6: If **reset** signal is HIGH, the state of this model goes to initial state - S_idle. In our code, it is state 0.

Line 7 to Line 14: This part we using if...else... statements to control the state of this model, the state are following the above ASM chart.

Line 17 to Line 39: This part is a case statement. Cooperating with state register in Line 2. For each state, this part statements used for control output ports.


Testbench and Wave

Testbench - Lab2.vt


```
module Lab2_vlg_tst();
 1
 2
    // constants
 3
    // general purpose registers
    reg eachvec;
    // test vector input registers
 5
 6
    reg [3:0] Data;
    reg Go;
    reg [2:0] Opcode;
9
    reg clk;
10
    reg reset;
    reg count;
11
12
    // wires
13
    wire [4:0] ALU_out;
14
    wire Led_idle;
15
    wire Led_rdy;
    wire Led_wait;
16
17
18
    // assign statements (if any)
19
    Lab2 i1 (
```

```
20
    // port map - connection between master ports and signals/registers
21
         .ALU out(ALU out),
22
        .Data(Data),
23
        .Go(Go),
        .Led_idle(Led_idle),
24
25
        .Led_rdy(Led_rdy),
26
        .Led_wait(Led_wait),
27
        .Opcode(Opcode),
28
        .clk(clk),
29
        .reset(reset)
    );
30
    initial
31
    begin
    // code that executes only once
    // insert code here --> begin
35
36
        clk = 0;
37
38
        Go = 0;
39
        reset =0;
40
        Data = 4'b0;
        Opcode = 3'b0;
41
42
43
        forever #5 clk = ~clk;
44
    // --> end
45
    $display("Running testbench");
46
48
49
    initial begin
50
    #200 reset = 1;
    #13 reset = 0;
51
52
    end
53
54
55
    always
    // optional sensitivity list
    // @(event1 or event2 or .... eventn)
57
    // code executes for every event on sensitivity list
60
    // insert code here --> begin
61
62
    for(count = 3'b0 ; count<= 3'b111 ;count = count+1)</pre>
63
       begin
64
            Data = 4'b0010;
            #3 Go = 1;
65
66
            #50 Go = 0;
             #10 Opcode= Opcode + 1;
67
68
        end
69
70
    @eachvec;
    // --> end
71
72
    end
73
    {\tt end module}
```

Wave



We using one operation explain in detail.



From the above figure we can see that **Data** is 0010, **Reg_out** which is last data in register is 0010, and **Opcode** is 001 which function is subtract.


When **Go** signal is HIGH, in the next clock, **Led_rdy** from HIGH to LOW, at the same time, **Load** is from LOW to HIGH, to control the register store the data.

After next clock, **Load** signal becomes LOW, and **Led_wait** becomes HIGH, it is meaning the system is waiting to start calculate.

$$0010_2 - 0010_2 = 00000_2$$

We can seen the output is 00000, it is correct.

Reset function



From the wave figure we can seen after **reset** is HIGH, in next positive edge of clock, **Reg_out** is 0000, **Load** is LOW, **Led_idle** is HIGH, and **ALU_out** is 00000.

This result is our expected.