参考文献

[1] Cao Z . Development and Application of Artificial Intelligence[C]// International Conference on Mechatronics Engineering & Information Technology. 2017.

[2]端木方霖.基于人工智能发展与应用的研究[J].中国商论,2018(32):27-28.

[3]Lecun Y, Bengio Y, Hinton G. Deep learning[J]. Nature, 2015, 521(7553):436-444.

[4] Bouvrie J. Notes on Convolutional Neural Networks[J]. Neural Nets, 2006.

[5] Wang P, Li W, Liu S, et al. Large-scale Continuous Gesture Recognition Using Convolutional Neutral Networks[J]. 2016.

[6] Delakis M, Garcia C. text Detection with Convolutional Neural Networks[C]// Visapp 2008: Proceedings of the Third International Conference on Computer Vision Theory and Applications, Funchal, Madeira, Portugal, January. DBLP, 2015:290-294.

[7] Yuan Z W, Zhang J. Feature extraction and image retrieval based on AlexNet[C]// Eighth International Conference on Digital Image Processing. 2016:100330E.

[8] 万子平,汪琳,段国栋.浅析ASIC与PCB的联系和区别[J].电子世界,2016(16):69-71.

[9] 杨君. 专用指令集处理器（ASIP）体系结构设计研究[D].中国科学技术大学,2006.

[10] 刘俊, 谢憬, 王琴. 基于TTA技术的专用处理器设计[J]. 微电子学与计算机, 2009, 26(11).

[11] WayneWolf, 沃尔夫, Wolf. FPGA-Based System Design[M]. 机械工业出版社, 2005.

[12] VERY DEEP CONVOLUTIONAL NETWORKS FOR LARGE-SCALE IMAGE RECOGNITION

[13] Going Deeper with Convolutions

[14] Xception: Deep Learning with Depthwise Separable Convolutions

[15] Deep Residual Learning for Image Recognition

[16] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification with deep convolutional neural networks,” in NIPS, 2012, pp. 1097–1105.

[17] In-Datacenter Performance Analysis of a Tensor Processing Unit[J]. 2017.

[18] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam,“Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning,” in ASPLOS, vol. 49, no. 4. ACM, 2014, pp. 269–284.

[19] Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun et al., “Dadiannao: A machine-learning supercomputer,” in MICRO. IEEE, 2014, pp. 609–622.

[20] ]D. Liu, T. Chen, S. Liu, J. Zhou, S. Zhou, O. Teman, X. Feng, X. Zhou, and Y. Chen, “Pudiannao: A polyvalent machine learning accelerator,” in ASPLOS. ACM, 2015, pp. 369–381.

[21] Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo, X. Feng, Y. Chen, and O. Temam, “Shidiannao: shifting vision processing closer to the sensor,” in ISCA. ACM, 2015, pp. 92–104.

[22] 卷积神经网络的 FPGA并行加速方案设计

[23] F-CNN: An FPGA-based Framework for Training Convolutional Neural Networks

[24] A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks

[25] Going Deeper with Embedded FPGA Platform for Convolutional Neural Network

[26] 凡保磊. 卷积神经网络的并行化研究[D]. 郑州大学, 2013.

[27] 2D Convolution Operation with Partial Buffering Implementation on FPGA[28] Image Convolution on FPGAs: the Implementation of a Multi-FPGA FIFO Structure

[29] Carlo S D, Gambardella G, Indaco M, et al. An area-efficient 2-D convolution implementation on FPGA for space applications[C]// Design and Test Workshop. IEEE, 2011:88-92.

[30] Perri S, Lanuzza M, Corsonello P, et al. A high-performance fully reconfigurable FPGA-based 2D convolution processor[J]. Microprocessors & Microsystems, 2005, 29(8):381-391.

[31] 基于 FPGA 的图像卷积 IP 核的设计与实现

[32] 侯宇昆. 卷积神经网络概述[J]. 中国新通信, 2017, 19(9):45-45.

[33] Searching for Activation Functions

[34] Revisiting Batch Normalization For Practical Domain Adaptation

[35]Philips Inc. An Introduction to Very-Long Instruction Word(VLIW) Computer[M]. pp.1-11. 1997.

[36] Daoling Zhang,Wu Bai,Deyuan Guo,Xu Yang,Hu He Institute of Microelectronics Tsinghua University Beijing,China. A VERY LONG INSTRUCTION WORD PROCESSOR[A]. IEEE.Proceedings of 2011 4th IEEE International Conference on Computer Science and Information Technology(ICCSIT 2011) VOL02[C].IEEE:IEEE BEIJING SECTION(跨国电气电子工程师学会北京分会),2011:4.

[37] 赵学秘, 王志英, 岳虹,等. 传输触发体系结构指导下的 ASIP 自动生成[J]. 计算机辅助设计与图形学学报, 2006, 18(10):1491-1496.

1. Kim Y. Convolutional Neural Networks for Sentence Classification[J]. Eprint Arxiv, 2014.
2. Qiu J, Wang J, Yao S, et al. Going Deeper with Embedded FPGA Platform for Convolutional Neural Network[C]// Acm/sigda International Symposium on Field-Programmable Gate Arrays. ACM, 2016:26-35.
3. Chen Y, Sun N, Temam O, et al. DaDianNao: A Machine-Learning Supercomputer[C]// Ieee/acm International Symposium on Microarchitecture. IEEE, 2015:609-622.
4. Li H, Fan X, Jiao L, et al. A high performance FPGA-based accelerator for large-scale convolutional neural networks[C]// International Conference on Field Programmable Logic and Applications. IEEE, 2016:1-9.
5. Zhao W, Fu H, Luk W, et al. F-CNN: An FPGA-based framework for training Convolutional Neural Networks[C]// IEEE, International Conference on Application-Specific Systems, Architectures and Processors. IEEE, 2016:107-114.
6. Venieris S I, Bouganis C S. fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs[C]// IEEE, International Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, 2016:40-47.
7. Zhang C, Li P, Sun G, et al. Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks[C]// Acm/sigda International Symposium on Field-Programmable Gate Arrays. ACM, 2015:161-170.
8. Z. Du, R. Fasthuber, T. Chen, P. Ienne, L. Li, T. Luo, X. Feng,Y. Chen, and O. Temam, “Shidiannao: shifting vision processing closer to the sensor,” in ISCA. ACM, 2015, pp. 92–104.
9. Benedetti A, Prati A, Scarabottolo N. Image convolution on FPGAs: the implementation of a multi-FPGA FIFO structure[C]// Euromicro Conference, 1998. Proceedings. IEEE, 1998:123-130 vol.1.
10. Perri S, Lanuzza M, Corsonello P, et al. A high-performance fully reconfigurable FPGA-based 2D convolution processor[J]. Microprocessors & Microsystems, 2005, 29(8):381-391.
11. Carlo S D, Gambardella G, Indaco M, et al. An area-efficient 2-D convolution implementation on FPGA for space applications[C]// Design and Test Workshop. IEEE, 2011:88-92.
12. Wang P, Li W, Liu S, et al. Large-scale Continuous Gesture Recognition Using Convolutional Neutral Networks[J]. 2016.
13. Wang P, Li W, Liu S, et al. Large-scale Continuous Gesture Recognition Using Convolutional Neural Networks[C]// International Conference on Pattern Recognition. IEEE, 2017.
14. Schmidhuber J. Deep learning in neural networks: an overview[J]. Neural Networks the Official Journal of the International Neural Network Society, 2015, 61:85.
15. Yuan Z W, Zhang J. Feature extraction and image retrieval based on AlexNet[C]// Eighth International Conference on Digital Image Processing. 2016:100330E.
16. Downing K. Evolving Artificial Neural Networks[C]// MIT Press, 1999:1423-1447.
17. 陈先昌. 基于卷积神经网络的深度学习算法与应用研究[D]. 浙江工商大学, 2013.
18. 楚敏南. 基于卷积神经网络的图像分类技术研究[D]. 湘潭大学, 2015.
19. Delakis M, Garcia C. text Detection with Convolutional Neural Networks[C]// Visapp 2008: Proceedings of the Third International Conference on Computer Vision Theory and Applications, Funchal, Madeira, Portugal, January. DBLP, 2015:290-294.
20. 侯宇昆. 卷积神经网络概述[J]. 中国新通信, 2017, 19(9):45-45.
21. Fukushima K. Neocognitron: A hierarchical neural network capable of visual pattern recognition[J]. Neural Networks, 1988, 1(2):119-130.
22. Lecun Y, Boser B, Denker J S, et al. Backpropagation applied to handwritten zip code recognition[J]. Neural Computation, 2014, 1(4):541-551.
23. Garcia C, Delakis M. Convolutional Face Finder: A Neural Architecture for Fast and Robust Face Detection[J]. IEEE Transactions on Pattern Analysis & Machine Intelligence, 2004, 26(11):1408-23.
24. Frome A, Cheung G, Abdulkader A, et al. Large-scale privacy protection in Google Street View[C]// IEEE, International Conference on Computer Vision. IEEE, 2010:2373-2380.
25. Simard P Y, Steinkraus D, Platt J C. Best practices for convolutional neural networks applied to visual document analysis[C]// International Conference on Document Analysis and Recognition. IEEE Computer Society, 2003:958.
26. Lecun Y, Muller U, Ben J, et al. Off-road obstacle avoidance through end-to-end learning[C]// International Conference on Neural Information Processing Systems. MIT Press, 2005:739-746.
27. Happold M, Ollis M. Using Learned Features from 3D Data for Robot Navigation[M]// Autonomous Robots and Agents. Springer Berlin Heidelberg, 2007:61-69.
28. Lécun Y, Bottou L, Bengio Y, et al. Gradient-based learning applied to document recognition[J]. Proceedings of the IEEE, 2001, 86(11):2278-2324.
29. Hadsell R, Sermanet P, Ben J, et al. Learning long-range vision for autonomous off-road driving[J]. Journal of Field Robotics, 2010, 26(2):120-144.
30. Krizhevsky A, Sutskever I, Hinton G E. ImageNet classification with deep convolutional neural networks[J]. Communications of the ACM, 2017, 60(2):2012.
31. Neveu J N P, Kumar M J. Implementation of the neocognitron on a SIMD architecture[C]// Intelligent Information Systems,1994. Proceedings of the 1994 Second Australian and New Zealand Conference on. IEEE, 1994:179-183.
32. Boser B E, Sackinger E, Bromley J, et al. An analog neural network processor with programmable topology[J]. IEEE Journal of Solid-State Circuits, 1991, 26(12):2017-2025.
33. Cloutier J, Pigeon S, Boyer F R, et al. VIP: An FPGA-based Processor for Image Processing and Neural Networks[C]// International Conference on Microelectronics for Neural Networks and Fuzzy Systems. IEEE Computer Society, 1996:330.
34. Ariyadoost H, Kavian Y S, Ansari-Asl K. Two dimensional systolic adaptive DLMS FIR filters for image processing on FPGA[C]// Electrical Engineering. IEEE, 2012:243-248.
35. Savich A W, Moussa M, Areibi S. The Impact of Arithmetic Representation on Implementing MLP-BP on FPGAs: A Study[J]. IEEE Transactions on Neural Networks, 2007, 18(1):240-52.
36. Sankaradas M, Jakkula V, Cadambi S, et al. A Massively Parallel Coprocessor for Convolutional Neural Networks[C]// IEEE International Conference on Application-Specific Systems, Architectures and Processors. IEEE, 2009:53-60.
37. Chen Y, Sun N, Temam O, et al. DaDianNao: A Machine-Learning Supercomputer[C]// Ieee/acm International Symposium on Microarchitecture. IEEE Computer Society, 2014:609-622.
38. 方睿, 刘加贺, 薛志辉,等. 卷积神经网络的FPGA并行加速方案设计[J]. 计算机工程与应用, 2015, 51(8):32-36.
39. 吴正文. 卷积神经网络在图像分类中的应用研究[D]. 电子科技大学, 2015.
40. Ketkar N. Convolutional Neural Networks[J]. 2017.
41. 彭玉炳. 基于异构计算的CNN并行框架的设计与实现[D]. 电子科技大学, 2016.
42. 赵爽. 基于卷积神经网络的遥感图像分类方法研究[D]. 中国地质大学(北京), 2015.
43. Surhone L M, Tennoe M T, Henssonow S F. Activation Function[M]. 2010.
44. Surhone L M, Timpledon M T, Marseken S F, et al. Sigmoid Function[J]. 2010.
45. Kapanova K G, Dimov I, Sellier J M. On randomization of neural networks as a form of post-learning strategy[J]. Soft Computing, 2015:1-9.
46. Zhang C, Woodland P C. DNN speaker adaptation using parameterised sigmoid and ReLU hidden activation functions[C]// IEEE International Conference on Acoustics, Speech and Signal Processing. IEEE, 2016:5300-5304.
47. Sun J, Cai X, Sun F, et al. Scene image classification method based on Alex-Net model[C]// International Conference on Informative and Cybernetics for Computational Social Systems. IEEE, 2016:363-367.
48. Cesur E, Yildiz N, Tavsanoglu V. On an Improved FPGA Implementation of CNN-Based Gabor-Type Filters[J]. IEEE Transactions on Circuits & Systems II Express Briefs, 2013, 59(11):815-819.

fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs

F-CNN: An FPGA-based Framework for Training Convolutional Neural Networks

A High Performance FPGA-based Accelerator for Large-Scale Convolutional Neural Networks

Image Convolution on FPGAs: the Implementation of a Multi-FPGA FIFO Structure

FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size

A high-performance fully reconfigurable FPGA-based 2D convolution processor

2D Convolution Operation with Partial Buffering Implementation on FPGA

Going Deeper with Embedded FPGA Platform for Convolutional Neural Network

Optimization FPGA-BASED Acceelerator Design for Deep Convolution Neural Networks

基于 T TA 技术的专用处理器设计

Digital Hardware Implementation of Sigmoid Function and its Derivative for Artificial Neural Networks