

# Computer Architecture Project 1 Report

Team: 單生狗聯盟 (WannaLaugh)

## 2.1 Module Explanation

### Adder.v

**Adder.v** module have two inputs, **data1\_in** and **data2\_in**, both are 32 bits, one output, **data\_o** which is also 32 bits.

In **Adder.v**, **data1\_in** and **data2\_in** will be added and the result is assigned to **data\_o**.

**Adder.v** is used twice for the operation **PC + 4** and **PC + immediate** in instruction 'beq'.

For **PC + 4**, the module is called **Add\_PC** in **CPU.v**.

The **data\_o** is used in **MUX\_PC** as **data1\_i** which contain the value of current **PC + 4**.

For **PC + immediate**, the module is called **Add\_Branch** in **CPU.v**.

The **data\_o** is used in **MUX\_PC** as **data2\_i** which contain the value of current **PC + immediate**.

### ALU.v

**ALU.v** module have three inputs, **data1\_i** and **data2\_i** are 32 bits while **ALUCtrl\_i** is 4 bits, one outputs, **data\_o** which is 32 bits.

A register of size 32 bits is declared for **data\_o**.

By using the case statements, **ALU.v** perform different operation corresponded to **ALUCtrl\_i** as shown in the table below:

ALUCtrl_i	Instr	Operation
0000	and	<b>data_o</b> <= \$signed( <b>data1_i</b> ) & \$signed( <b>data2_i</b> );
0001	xor	<b>data_o</b> <= \$signed( <b>data1_i</b> ) ^ \$signed( <b>data2_i</b> );
0010	sll	<b>data_o</b> <= \$signed( <b>data1_i</b> ) << <b>data2_i</b> ;
0011	add	<b>data_o</b> <= \$signed( <b>data1_i</b> ) + \$signed( <b>data2_i</b> );
0100	sub	<b>data_o</b> <= \$signed( <b>data1_i</b> ) - \$signed( <b>data2_i</b> );
0101	mul	<b>data_o</b> <= \$signed( <b>data1_i</b> ) * \$signed( <b>data2_i</b> );
0110	addi	<b>data_o</b> <= \$signed( <b>data1_i</b> ) + \$signed( <b>data2_i</b> );
0111	srai	<b>data_o</b> <= \$signed( <b>data1_i</b> ) >>> <b>data2_i</b> [4:0];
1000	lw	<b>data_o</b> <= \$signed( <b>data1_i</b> ) + \$signed( <b>data2_i</b> );
1001	sw	<b>data_o</b> <= \$signed( <b>data1_i</b> ) + \$signed( <b>data2_i</b> );
1010	beq	<b>data_o</b> <= 0

The result of the operation is assigned to **data\_o**.

**data\_o** is the result of an instruction and use as **ALU\_Result\_i** in **Register\_EXMEM.v**.

For **ALUCtrl\_i** = 1010, which is instruction 'beq', no operation needed in **ALU.v** thus assign 0 to **data\_o**.

## ALU\_Control.v

**ALU\_Control.v** module have two inputs, **funct\_i** which is 10 bits and **ALUOp\_i** which is 2 bits, one output, **ALUCtrl\_o** which is 4 bits.

**funct\_i** is a concatenation of instruction [31:25] and instruction [14:12].

A register of size 4 bits is declared for **ALUCtrl\_o**.

By using case statements and if-else statements, **ALU\_Control.v** assign different value to **ALUCtrl\_o** based on the value of **funct\_i** and **ALUOp\_i**.

ALUOp_i	funct_i		Instruction	ALUCtrl_o
	funct_i [9:3]	funct_i [2:0]		
10	0000000	111	and	0000
	0000000	100	xor	0001
	0000000	001	sll	0010
	0000000	000	add	0011
	0100000	000	sub	0100
	0000001	000	mul	0101
00	x	000	addi	0110
	x	101	srai	0111
	x	010	lw	1000
01	x	x	sw	1001
11	x	x	beq	1010

**ALUCtrl\_o** is used in **ALU.v** to determine which operation to be performed.

## And.v

**And.v** Module have two inputs, **data1\_i** and **data2\_i** which both 1 bit, one output **data\_o** which also 1 bit.

In **And.v**, the **data1\_i** and **data2\_i** undergo operation of ‘&’ and assign the result to **data\_o**.

**data\_o** is used to determined which PC is used in **MUX\_PC** as **select\_i** and also as **Flush\_i** in **Register\_IFID.v**.

## Control.v

**Control.v** module have two inputs, **Op\_i** which is 7 bits and **NoOp\_i** which is 1 bit, 7 outputs, **ALUOp\_o** which is 2 bits, **RegWrite\_o**, **MemtoReg\_o**, **MemRead\_o**, **MemWrite\_o**, **ALUSrc\_o** and **Branch\_o** which all 1 bit.

The **Op\_i** is the opcode of an instruction.

The **NoOp\_i** is used for the hazard control.

Seven registers are declared for seven outputs with corresponding size.

In **Control.v**, **Op\_i** and **NoOp\_i** are used to determine the value of seven outputs based on the table below:

NoOp_i	Op_i	RegWrite_o	MemtoReg_o	MemRead_o	MemWrite_o	ALUOp_o	ALUSrc_o	Branch_o
1	x	0	0	0	0	10	0	0
0	0110011	1	0	0	0	10	0	0
	0010011	1	0	0	0	00	1	0
	0000011	1	1	1	0	00	1	0
	0100011	0	x	0	0	01	1	0
	1100011	0	x	0	0	11	0	1
	0000000	0	0	0	0	00	0	0

For **Op\_i** == 7' b0000000, it is a special case which no operation needed for this instruction.

**RegWrite\_o** is used in **Register\_IDEX.v** as **RegWrite\_i**.

**MemtoReg\_o** is used in **Register\_IDEX.v** as **MemtoReg\_i**.

**MemRead\_o** is used in **Register\_IDEX.v** as **MemRead\_i**.

**MemWrite\_o** is used in **Register\_IDEX.v** as **MemWrite\_i**.

**ALUOp\_o** is used in **Register\_IDEX.v** as **ALUOp\_i**.

**ALUSrc\_o** is used in **Register\_IDEX.v** as **ALUSrc\_i**.

**Branch\_o** is used in **And.v** as one of the inputs for determination in instruction 'beq'.

## Equal.v

**Equal.v** module have two inputs, **data1\_i** and **data2\_i** which both are 32 bits, one output **equal\_o** which is 1 bit.

In **Equal.v**, if **data1\_i** and **data2\_i** are same, assign 1 to **equal\_o**.

If **data1\_i** and **data2\_i** are not same assign 0 to **equal\_o**.

**equal\_o** is used as one of the inputs in **And.v** for determination in instruction 'beq'.

## MUX32. v

**MUX32.v** module have 3 inputs, **data1\_i** and **data2\_i** which both 32 bits and **select\_i** which is 1 bits, one output, **data\_o** which is 32 bits.

In **MUX32.v**, the **select\_i** is used to decide which input data is assign to **data\_o**.

select_i	data_o
0	data1_i
1	data2_i

**MUX\_32** is used three times which is as shown below in **CPU.v**:

**MUX\_PC** on determination of **pc\_i** in **PC.v**

**MUX\_ALUSrc** on determination of **data2\_i** in **ALU.v**

**MUX\_MemtoReg** on determination of **RDdata\_i** in **Registers.v** and **WB\_WriteData\_i** in module **Forward\_MUX\_A** and **Forward\_MUX\_B** in **CPU.v**.

## Register\_IFID.v

**Register\_IFID.v** module have

Six inputs:

**clk\_i**, **start\_i**, **Stall\_i** and **Flush\_i** which are 1 bit

**pc\_i** and **instr\_i** which both 32 bits

Two outputs:

**pc\_o** and **instr\_o** which both 32 bits

Two register of size 32 bits was declare for **pc\_o** and **instr\_o**.

On every posedge of the **clk\_i**, **Register\_IFID.v** determine **pc\_o** and **instr\_o** as shown below:

Flush_i	Stall_i	pc_o	instr_o
1	x	pc_o <= 32' b0	instr_o <= 32' b0
0	1	pc_o <= pc_o	instr_o <= instr_o
0	0	pc_o <= pc_i	instr_o <= instr_i

**pc\_o** is used as one of the inputs in module **Add\_Branch** in **CPU.v**.

**instr\_o** is used as the 32 bits instruction, **instr** saved in 32 bits wire in **CPU.v** which will then send to **Control.v**, **Registers.v**, **Hazard\_Detection.v**, **Sign\_Extend.v** and **Register\_IDEX.v**

## Register\_IDEX.v

Register\_IDEX.v module have

Fifteen inputs:

clk\_i, start\_i which both 1 bit

RS1Data\_i, RS2Data\_i and SignExtended\_i which are 32 bits

funct\_i which is 10 bits

RS1Addr\_i, RS2Addr\_i and Rd\_Addr\_i which are 5 bits

RegWrite\_i, MemtoReg\_i, MemRead\_i, MemWrite\_i and ALUSrc\_i which all 1 bit

ALUOp\_i which is 2 bits

Thirteen outputs:

RS1Data\_o, RS2Data\_o and SignExtended\_o which are 32 bits

funct\_o which is 10 bits

RS1Addr\_o, RS2Addr\_o and Rd\_Addr\_o which are 5 bits

RegWrite\_o, MemtoReg\_o, MemRead\_o, MemWrite\_o and ALUSrc\_o which all 1 bit

ALUOp\_o which is 2 bits

Thirteen registers are declared for each output with correspond size.

On every posedge of clk\_i, Register\_IDEX.v determine its outputs as shown below:

start_i	outputs
1	<div> <div>RS1Data_o</div> <div>&lt;= RS1Data_i;</div> </div> <div> <div>RS2Data_o</div> <div>&lt;= RS2Data_i;</div> </div> <div> <div>SignExtended_o</div> <div>&lt;= SignExtended_i;</div> </div> <div> <div>RS1Addr_o</div> <div>&lt;= RS1Addr_i;</div> </div> <div> <div>RS2Addr_o</div> <div>&lt;= RS2Addr_i;</div> </div> <div> <div>funct_o</div> <div>&lt;= funct_i;</div> </div> <div> <div>Rd_Addr_o</div> <div>&lt;= Rd_Addr_i;</div> </div> <div> <div>RegWrite_o</div> <div>&lt;= RegWrite_i;</div> </div> <div> <div>MemtoReg_o</div> <div>&lt;= MemtoReg_i;</div> </div> <div> <div>MemRead_o</div> <div>&lt;= MemRead_i;</div> </div> <div> <div>MemWrite_o</div> <div>&lt;= MemWrite_i;</div> </div> <div> <div>ALUOp_o</div> <div>&lt;= ALUOp_i;</div> </div> <div> <div>ALUSrc_o</div> <div>&lt;= ALUSrc_i;</div> </div>
0	<div> <div>RS1Data_o</div> <div>&lt;= RS1Data_o;</div> </div> <div> <div>RS2Data_o</div> <div>&lt;= RS2Data_o;</div> </div> <div> <div>SignExtended_o</div> <div>&lt;= SignExtended_o;</div> </div> <div> <div>RS1Addr_o</div> <div>&lt;= RS1Addr_o;</div> </div> <div> <div>RS2Addr_o</div> <div>&lt;= RS2Addr_o;</div> </div> <div> <div>funct_o</div> <div>&lt;= funct_o;</div> </div> <div> <div>Rd_Addr_o</div> <div>&lt;= Rd_Addr_o;</div> </div> <div> <div>RegWrite_o</div> <div>&lt;= RegWrite_o;</div> </div> <div> <div>MemtoReg_o</div> <div>&lt;= MemtoReg_o;</div> </div> <div> <div>MemRead_o</div> <div>&lt;= MemRead_o;</div> </div> <div> <div>MemWrite_o</div> <div>&lt;= MemWrite_o;</div> </div> <div> <div>ALUOp_o</div> <div>&lt;= ALUOp_o;</div> </div> <div> <div>ALUSrc_o</div> <div>&lt;= ALUSrc_o;</div> </div>

Overall,

If `start_i == 1`, update the all outputs to correspond inputs

If `start_i == 0`, all the outputs remain the previous value

`RS1Data_o` is used as `EX_RS_Data_i` in module `Forward_MUX_A` in `CPU.v`

`RS2Data_o` is used as `EX_RS_Data_i` in module `Forward_MUX_B` in `CPU.v`

`SignExtended_o` is used as one of the inputs in module `MUX_ALUSrc` in `CPU.v`.

`RS1Addr_o` is used as `EX_Rs1_i` in `Forwarding_Unit.v` for the determination of data forwarding

`RS2Addr_o` is used as `EX_Rs2_i` in `Forwarding_Unit.v` for the determination of data forwarding

`funct_o` is used as `funct_i` in `ALU_Control.v` to determine which operation will the `ALU.v` perform

`Rd_Addr_o` is used as `Rd_Addr_i` in `Register_EXMEM.v`.

`RegWrite_o` is used as `RegWrite_i` in `Register_EXMEM.v`.

`MemtoReg_o` is used as `MemtoReg_i` in `Register_EXMEM.v`.

`MemRead_o` is used as `MemRead_i` in `Register_EXMEM.v`.

`MemWrite_o` is used as `MemWrite_i` in `Register_EXMEM.v`.

`ALUOp_o` is used as `ALUOp_i` in `ALU_Control.v` to determine which operation will the `ALU.v` perform

`ALUSrc_o` is used as `select_i` in module `MUX_ALUSrc` in `CPU.v` to determine either `data1_i` or `data2_i` is choose.

## Register\_EXMEM.v

`Register_EXMEM.v` module have

Nine inputs:

`clk_i`, `start_i` which both 1 bit

`ALU_Result_i` and `MemWrite_Data_i` which both 32bits

`Rd_Addr_i` which is 5 bits

`RegWrite_i`, `MemtoReg_i`, `MemRead_i` and `MemWrite_i` which all 1 bit

Seven outputs:

`ALU_Result_o` and `MemWrite_Data_o` which both 32bits

`Rd_Addr_o` which is 5 bits

`RegWrite_o`, `MemtoReg_o`, `MemRead_o` and `MemWrite_o` which all 1 bit

Seven registers are declared for each output with correspond size.

On every posedge of `clk_i`, `Register_EXMEM.v` determine its outputs as shown below:

start_i	outputs
1	ALU_Result_o      <= ALU_Result_i; MemWrite_Data_o   <= MemWrite_Data_i; Rd_Addr_o          <= Rd_Addr_i;  RegWrite_o         <= RegWrite_i; MemtoReg_o        <= MemtoReg_i; MemRead_o         <= MemRead_i; MemWrite_o        <= MemWrite_i;
0	ALU_Result_o      <= ALU_Result_o; MemWrite_Data_o   <= MemWrite_Data_o; Rd_Addr_o         <= Rd_Addr_o;  RegWrite_o        <= RegWrite_o; MemtoReg_o        <= MemtoReg_o; MemRead_o         <= MemRead_o; MemWrite_o        <= MemWrite_o;

Overall,

If **start\_i** == 1, update the all outputs to correspond inputs

If **start\_i** == 0, all the outputs remain the previous value

**ALU\_Result\_o** is used as **MEM\_ALU\_Result\_i** in **Forward\_MUX\_A** and **Forward\_MUX\_B** in **CPU.v**

**MemWrite\_Data\_o** is used as **data\_i** in **Data\_Memory.v** which is the data waiting to write to memory

**Rd\_Addr\_o** is used as **MEM\_Rd\_i** in **Forwarding\_Unit.v** for the determination of data forwarding

**RegWrite\_o** is used as **RegWrite\_i** in **Register\_MEMWB.v** and **MEM\_RegWrite\_i** in **Forwarding\_Unit.v**

**MemtoReg\_o** is used as **MemtoReg\_i** in **Register\_MEMWB.v**

**MemRead\_o** is used as **MemRead\_i** in **Data\_Memory.v** to determine whether the Data in Memory of address **addr\_i** is read and assign to **data\_o**.

**MemWrite\_o** is used as **MemWrite\_i** in **Data\_Memory.v** to determine whether Data, **data\_i** is written to memory of address **addr\_i**.

## Register\_MEMWB.v

Register\_MEMWB.v module have

Seven inputs:

clk\_i, start\_i which both 1 bit

ALU\_Result\_i and MemRead\_Data\_i which both 32 bits

Rd\_Addr\_i which is 5 bits

RegWrite\_i and MemtoReg\_i which both 1 bit

Five outputs:

ALU\_Result\_o and MemRead\_Data\_o which both 32 bits

Rd\_Addr\_o which is 5 bits

RegWrite\_o and MemtoReg\_o which both 1 bit

Five registers are declared for each output with correspond size.

On every posedge of clk\_i, Register\_MEMWB.v determine its outputs as shown below:

start_i	outputs
1	<div>ALU_Result_o &lt;= ALU_Result_i;</div> <div>MemRead_Data_o &lt;= MemRead_Data_i;</div> <div>Rd_Addr_o &lt;= Rd_Addr_i;</div> <div>RegWrite_o &lt;= RegWrite_i;</div> <div>MemtoReg_o &lt;= MemtoReg_i;</div>
0	<div>ALU_Result_o &lt;= ALU_Result_o;</div> <div>MemRead_Data_o &lt;= MemRead_Data_o;</div> <div>Rd_Addr_o &lt;= Rd_Addr_o;</div> <div>RegWrite_o &lt;= RegWrite_o;</div> <div>MemtoReg_o &lt;= MemtoReg_o;</div>

Overall,

If start\_i == 1, update the all outputs to correspond inputs

If start\_i == 0, all the outputs remain the previous value

ALU\_Result\_o is used as one of the inputs in module MUX\_MemtoReg in CPU.v

MemRead\_Data\_o is used as one of the inputs in module MUX\_MemtoReg in CPU.v

Rd\_Addr\_o is used as RDaddr\_i in Registers.v which decide where the RDdata\_i is write to register with address RDAddr\_i.

RegWrite\_o is used as RegWrite\_i in Registers.v to decide whether Write Data, RDdata\_i is written to register of address RDAddr\_i.

MemtoReg\_o is used as select\_i in module MUX\_MemtoReg in CPU.v to determine either data1\_i or data2\_i is choose.



## Shift\_Left.v

**Shift\_Left.v** module have one input, **data\_i** and one output **data\_o** which both are 32 bits.

In **Shift\_Left.v**, **data\_i** is shift left for 1 bit and assign the result to **data\_o**. **data\_o** is used in **Add\_Branch** as one of the inputs for determination in instruction 'beq' .

## Sign\_Extend.v

**Sign\_Extend.v** module have one inputs, **data\_i** which is 32 bits and one output, **data\_o** which is 32 bits.

Two registers of size 32 bits is declare for **data\_i** and **data\_o**.

The immediate in the 32 bits instruction is signed extended by using the concatenation operator of Verilog as shown in table below:

<b>data_i[6:0]</b>	<b>data_o</b>
0110011	<b>data_o</b> [31:0] = 32'b0;
0010011	<b>data_o</b> [31:0] = {{20{ <b>data_i</b> [31]}}, <b>data_i</b> [31:20]}
0000011	<b>data_o</b> [31:0] = {{20{ <b>data_i</b> [31]}}, <b>data_i</b> [31:20]};
0100011	<b>data_o</b> [31:12] = {20{ <b>data_i</b> [31]}}; <b>data_o</b> [11:5] = <b>data_i</b> [31:25]; <b>data_o</b> [4:0] = <b>data_i</b> [11:7];
1100011	<b>data_o</b> [31:11] = {21{ <b>data_i</b> [31]}}; <b>data_o</b> [10] = <b>data_i</b> [7]; <b>data_o</b> [9:4] = <b>data_i</b> [30:25]; <b>data_o</b> [3:0] = <b>data_i</b> [11:8];
0000000	<b>data_o</b> [31:0] = 32'b0;

The **data\_o** is used in **Register\_IDEX.v** as **SignExtended\_i**.

## CPU. v

CPU.v connects all the modules together via wires to make the logic in the datapath works.

In the project, some of the modules need to be reused. For example, MUX32 and MUX32\_4. We can reuse those modules with different names. MUX32 are reused with names of MUX\_ALUSrc, MUX\_MemtoReg and MUX\_PC. MUX32\_4 are reused with names of Forward\_MUX\_A and Forward\_MUX\_B.

## Hazard\_Detection. v

這個模組主要是實作當處理 lw 指令時所有產生的 data hazard。

這個模組有四個 inputs 分別是 RS1addr\_i, RS2addr\_i, MemRead\_i, RdAddr\_i, 三個 outputs 分別是 PCWrite\_o, Stall\_o, NoOp\_o。

當 ID/EX 這個 register 的 MemRead\_i 為 1（也就是說相對 IF/ID 這個 register 來說上一個指令是 lw）的時候，如果 ID/EX register 的 rd address 和 IF/ID 的 rs1 或 rs2 任一個 address 相同的話，這時候便會發生 data hazard。因此，Hazard Detection Unit 便會使：-

1. Stall\_o = 1 告訴 IF/ID 這個 register 要 stall 一個 cycle
2. PCWrite\_o = 0 告訴 PC 這個模組不要 fetch 下一個 instruction
3. NoOp = 1, 告訴 Control.v 這個模組這個回合不做任何操作

## Forwarding\_Unit. v

由於有 pipeline, CPU 被分為 5 段，在某些情形下，為了不要等到結果寫到 register 才取得資料，會直接從 pipeline 不同區取得結果進行計算，稱之為 forward

實際作法是使用 Forwarding Unit 進行判斷後，傳訊息到 MUX32\_4 選取正確資料，再把資料傳輸到 ALU 等需要相關資料的 unit 中

### 狀況一

instr1 與 instr2 相連，而 instr2.rs 會使用到 instr1.rd 時，須從 EX/MEM 取出 instr1.rd，不要等到它真的到寫入 register 才拿資料（此外也要確認 instr1 確實有要寫入 register，且寫入目標不是 x0）

此時，傳訊息到 MUX32\_4 為 “10”，選擇從 EX/MEM 拿資料

### 範例

```
add x10, x8, x9
add x11, x10, x1
```

## 狀況二

instr1, instr2, instr3 依次相連，而 instr3.rs 會使用到 instr1.rd 時，須從 MEM/WB 取出 instr1.rd，不要等到它真的到寫入 register 才拿資料（此外也要確認 instr1 確實有要寫入 register，且寫入目標不是 x0）

此時，傳訊息到 MUX32\_4 為 “01”，選擇從 MEM/WB 拿資料

## 範例

```
add x10, x8, x9
add x8, x0, x0
add x11, x10, x1
```

此處有個例外情形，在 instr2.rs 會使用到 instr1.rd 時，即符合狀況一的情形時，應從 EX/MEM 取出 instr1.rd，所使用的結果才會是正確的

此時，傳訊息到 MUX32\_4 為 “10”，選擇從 EX/MEM 拿資料

## 範例

```
add x10, x8, x9
add x10, x10, x1
add x11, x10, x1
```

## MUX32\_4

本運算單元是在接收 Forwarding\_Unit 的結果之後，選擇欲運算的 rs1, rs2 要從何處取得

若 Forwarding\_Unit 結果為 00，表示沒有 forward 的需求，則直接從 ID/EX 拿資料即可

若 Forwarding\_Unit 結果為 10，從 EX/MEM 取得資料

若 Forwarding\_Unit 結果為 01，從 MEM/WB 取得資料

## 2.2. Members & Teamwork

Member	Works
B07902091 周俊廷	<p>修改 Hw4 的 modules</p> <p>添加 lw, sw 和 beq 三個 instructions 以及這三個 instructions 所需的 modules</p> <p>完成 4 個 pipeline registers 以及在 testbench.v initialize pipeline registers</p> <p>整理我所修改或增加的 modules 的 module explanations</p> <p>添加我所修改或增加的 modules 到 CPU 裏，並接線。</p>
B06902098 李恩慈	I am in charge of collecting my teammates reports, and arrange them.
B07902089 李智源	<p>負責 Hazard_Detection.v 和 IF/ID register</p> <p>添加我所完成的 modules 到 CPU，並重新接線</p>
B07902059 陳君翰	<p>負責 Forwarding_Unit.v 和 MUX32_4.v。</p> <p>添加我所完成的 modules 到 CPU，並重新接線</p>

## 2.3. Difficulties Encountered and Solutions in This Project

B06902098 李恩慈	Although I try to write the CPU.v, I found out that there are actually a lot of errors in it. The wires have confusing names and become easily connected to wrong places. But my teammates helped me debug, and they actually rewrote the whole CPU.v! Finally, the program works!
B07902089 李智源	一開始 PCWrite_o 一直為 0，導致無法 fetch 下一個 instruction，之後 CPU.v 接線後就完成了。Stall h 和 Flush 的時候在 IF/ID register 沒處理，導致之後的 instruction 都出問題。
B07902091 周俊廷	在一開始完成后對於 32 'b0 的 instruction 在 Control.v 裏沒做特別處理，導致 Control.v 的 output ports 裏面的值出現錯誤的數值，直接導致了在 register 或 memory 裏出現錯誤的寫入。在加上對 Op_i[6:0] == 7' b0000000 的判斷后，把所有 output ports 設為 0，解決了這一問題。
B07902059 陳君翰	幾乎沒有遇到什麼問題，按照上課的 slide 即可完成

## 2.4. Development Environment

The OS used : CSIE Workstation

The Compiler used : iverilog