## **SOC Design Lab4-1 Report**

National Yang Ming Chiao Tung University 311511022 邱政岡 412010020 高振翔 311514037 蔡宇冠

#### 1. Introduction

- 1.1 Objective
- Understand the relation between the risc-v of management core \ user project and testbench
- > Use the wishbone to communicate with user project
- > Use MPRJ to set checkbits and transfer data to testbench
- Learn how to write firmware code and compile by gcc toolchain
- Learn how to push compiled firmware code to the system
- Ust gtkwave to check waveform

## 1.2 Overview

In this lab, we need to program fir firmware which running on the risc-v of management core. It will access the SRAM which is implement by BRAM. The system will copy the firmware code from spiflash to SRAM. We set the BRAM size to 4KB (reg[31:0] RAM[0:2\*\*N-1, N=10) and place the BRAM in the user project named exmem. Finally, we use testbench to wait checkbit flag from mprj and print out the result from firmware code.

### 2. Firmware

In the firmware code, we set the code placement in the fir.c file by "section(".mprjram")" and describe the fir behavior by two for loop. The counter\_la\_fir.c set the mprj config and push fir status(0xAB40 \ 0XAB51) and result by mprj datal to the testbench.

## 2.1 FIR function

#### 2.1.1 Address allocate

Define the attribute of the function. The compiler will allocate this code to the defined section.

```
int* __attribute__ ( ( section ( ".mprjram" ) ) ) fir() {
    ...
}
```

The address is defined in sections.lds file.

# 2.1.2 Assembly code

After programming the firmware code, we use the "riscv32-unknown-elf-gcc" command to compile it and use "risc32-unknown-elf-objcopy" to transfer elf to a hex file.

To see the assembly code, use the "riscv32-unknown-elf-objdump" command. The address of the last instruction in BRAM is 0x38000160. The usage of BRAM is 352 bytes.

```
Disassembly of section .mprjram:
   38000000 <__mulsi3>:
   38000000: 00050613
                                             a2,a0
                                     mν
   38000004: 00000513
                                     li
                                             a0,0
   38000008: 0015f693
                                     andi
                                             a3,a1,1
   3800000c:
              00068463
                                     begz
                                             a3,38000014
<__mulsi3+0x14>
   38000010: 00c50533
                                     add
                                             a0,a0,a2
   38000014: 0015d593
                                     srli
                                            a1,a1,0x1
   38000018: 00161613
                                     slli
                                             a2,a2,0x1
   3800001c: fe0596e3
                                     bnez
                                             a1,38000008
< mulsi3+0x8>
   38000020: 00008067
                                     ret
   38000074 <fir>:
   38000074: fe010113
                                     addi
                                            sp,sp,-32
   38000160:
              00008067
                                     ret
```

A function named "\_\_mulsi3" is generated by compiler to do the multiplication. The corresponding c code is like the following.

```
unsigned int __mulsi3 (unsigned int a, unsigned int b) {
   unsigned int r = 0;
   while (a){
    if (a & 1) r += b;
}
```

```
a >>= 1;
b <<= 1;
}
return r;
}</pre>
```

The function checks the value of a bit by bit from LSB to MSB. If the value is one, accumulate b to r which is initialized to zero. Then shift the b value right after checking a bit of a.

### 3. Interface Between BRAM and Wishbone

The communication between risc-v and user project is by wishbone. We need to follow the protocol to respond to the ack signal after 10 cycles when the wb\_cyc\_i signal rises and interconnects to the BRAM interface.

## 3.1 Design

## 3.1.1 Defined delay

```
always @(posedge clk) begin
   if (rst) cnt <= 'd0;
   else begin
      if (wbs_ack_o) cnt <= 'd0;
      else if (wbs_stb_i & wbs_cyc_i) cnt <= cnt + 1'b1;
   end
end
assign wbs_ack_o = (cnt == DELAYS+1);</pre>
```

When both wbs\_stb\_i and wbs\_cyc\_i are asserted, start the counter. If the counter value equals the delay time, assert the ENO signal in BRAM. The data will be read at the next clock posedge, so the wb\_ack\_o is asserted when the counter value equals delay+1.

### 3.1.2 BRAM port connection

ENO is asserted only when the wbs\_stb\_i and wbs\_cyc\_i are holden some given

cycles.

A0 is shifted by two bits because BRAM uses the word address that differs from wishbone.

WEO is determined by  $wb\_sel\_i$  and  $wbs\_we\_i$ .  $wbs\_we\_i$  represents the write operation, and  $wbs\_sel\_i$  represents which byte should be written.

DiO and DoO directly connect the wishbone input/output data.

#### 3.2 Simulation

### 3.2.1 Testbench

The testbench will put the compiled hex file in spiflash in order to be executed by the RISC-V CPU in Caravel SOC.

The following command in testbench can display the output of FIR.


### 3.2.2 Simulation result

## 3.3 Waveform


After the simulation, we check the status of fir and fir result by log from testbench. The testbench will dump waveform of the caraval soc. We can use gtkwave to observe the signal in the system and we can save the signal profile to waveform.gtk

# 3.3.1 Read operation waveform

The wishbone waveform of ack delay 10 cycles when wb\_cyc\_i rise.



## Wishbone write BRAM data.



# 3.3.2 Write operation waveform

# Wishbone read BRAM data.

