

STM8S003F3 STM8S003K3

Value line, 16-MHz STM8S 8-bit MCU, 8-Kbyte Flash memory, 128-byte data EEPROM, 10-bit ADC, 3 timers, UART, SPI, I²C

Datasheet - production data

Features

Core

- 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline
- Extended instruction set

Memories

- Program memory: 8 Kbyte Flash memory; data retention 20 years at 55 °C after 100 cycles
- RAM: 1 Kbyte
- Data memory: 128 bytes true data EEPROM; endurance up to 100 k write/erase cycles

Clock, reset and supply management

- 2.95 V to 5.5 V operating voltage
- · Flexible clock control, 4 master clock sources
 - Low-power crystal resonator oscillator
 - External clock input
 - Internal, user-trimmable 16 MHz RC
 - Internal low-power 128 kHz RC
- Clock security system with clock monitor
- Power management
 - Low-power modes (wait, active-halt, halt)
 - Switch-off peripheral clocks individually
 - Permanently active, low-consumption power-on and power-down reset

Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 27 external interrupts on 6 vectors



Timers

- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
- 16-bit general purpose timer, with 3 CAPCOM channels (IC, OC or PWM)
- 8-bit basic timer with 8-bit prescaler
- Auto wakeup timer
- Window and independent watchdog timers

Communications interfaces

- UART with clock output for synchronous operation, SmartCard, IrDA, LIN master mode
- SPI interface up to 8 Mbit/s
- I²C interface up to 400 Kbit/s

Analog to digital converter (ADC)

 10-bit ADC, ± 1 LSB ADC with up to 5 multiplexed channels, scan mode and analog watchdog

I/Os

- Up to 28 I/Os on a 32-pin package including 21 high-sink outputs
- Highly robust I/O design, immune against current injection

Development support

 Embedded single-wire interface module (SWIM) for fast on-chip programming and nonintrusive debugging

2/103

Contents

1	Introd	luction	. 9
2	Desci	ription	10
3	Block	diagram	11
4	Produ	ıct overview	12
	4.1	Central processing unit STM8	12
	4.2	Single wire interface module (SWIM) and debug module (DM)	13
	4.3	Interrupt controller	13
	4.4	Flash program memory and data EEPROM	13
	4.5	Clock controller	15
	4.6	Power management	16
	4.7	Watchdog timers	16
	4.8	Auto wakeup counter	17
	4.9	Beeper	17
	4.10	TIM1 - 16-bit advanced control timer	17
	4.11	TIM2 - 16-bit general purpose timer	17
	4.12	TIM4 - 8-bit basic timer	18
	4.13	Analog-to-digital converter (ADC1)	18
	4.14	Communication interfaces	18
		4.14.1 UART1	
		4.14.2 SPI	
		4.14.3 I ² C	20
5	Pinou	its and pin descriptions	21
	5.1	STM8S003K3 LQFP32 pinout and pin description	22
	5.2	STM8S003F3 TSSOP20/UFQFPN20 pinout and pin description	25
	5.3	Alternate function remapping	29
6	Memo	ory and register map	30
	6.1	Memory map	30
	6.2	Register map	31

DS7147 Rev 10

		6.2.1	I/O port hardware register map	31
		6.2.2	General hardware register map	32
		6.2.3	CPU/SWIM/debug module/interrupt controller registers	39
7	Inter	rupt ve	ctor mapping	41
8	Optio	on bytes	s	42
	8.1	Alterna	te function remapping bits	44
9	Elect	trical ch	naracteristics	46
	9.1	Param	eter conditions	46
		9.1.1	Minimum and maximum values	46
		9.1.2	Typical values	46
		9.1.3	Typical curves	46
		9.1.4	Loading capacitor	46
		9.1.5	Pin input voltage	46
	9.2	Absolu	te maximum ratings	47
	9.3	Operat	ing conditions	49
		9.3.1	VCAP external capacitor	51
		9.3.2	Supply current characteristics	51
		9.3.3	External clock sources and timing characteristics	61
		9.3.4	Internal clock sources and timing characteristics	63
		9.3.5	Memory characteristics	65
		9.3.6	I/O port pin characteristics	66
		9.3.7	Reset pin characteristics	75
		9.3.8	SPI serial peripheral interface	77
		9.3.9	I ² C interface characteristics	80
		9.3.10	10-bit ADC characteristics	82
		9.3.11	EMC characteristics	85
10	Pack	age info	ormation	88
	10.1	LQFP3	32 package information	88
	10.2	TSSOF	P20 package information	91
	10.3	UFQFF	PN20 package information	93
	10.4		al characteristics	
	10.1	10.4.1	Reference document	
		10.4.2	Selecting the product temperature range	
(



11	Orde	ring information98
12	STM	8 development tools99
	12.1	Emulation and in-circuit debugging tools99
	12.2	Software tools
		12.2.1 STM8 toolset
		12.2.2 C and assembly toolchains
	12.3	Programming tools
13	Revi	sion history

List of tables

Table 1.	STM8S003F3/K3 value line features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	
Table 3.	TIM timer features	
Table 4.	Legend/abbreviations for STM8S003F3/K3 pin description tables	
Table 5.	STM8S003K3 descriptions	
Table 6.	STM8S003F3 pin description	
Table 7.	Flash, Data EEPROM and RAM boundary addresses	
Table 8.	I/O port hardware register map	
Table 9.	General hardware register map	
Table 10.	CPU/SWIM/debug module/interrupt controller registers	
Table 11.	Interrupt mapping	
Table 12.	Option bytes	
Table 13.	Option byte description	
Table 14.	STM8S003K3 alternate function remapping bits for 32-pin devices	
Table 15.	STM8S003F3 alternate function remapping bits for 20-pin devices	
Table 16.	Voltage characteristics	
Table 17.	Current characteristics	
Table 18.	Thermal characteristics	
Table 19.	General operating conditions	
Table 20.	Operating conditions at power-up/power-down	
Table 21.	Total current consumption with code execution in run mode at $V_{DD} = 5 \text{ V} \dots$	
Table 22.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 \text{ V} \dots$	53
Table 23.	Total current consumption in wait mode at V _{DD} = 5 V	
Table 24.	Total current consumption in wait mode at V _{DD} = 3.3 V	
Table 25.	Total current consumption in active halt mode at V _{DD} = 5 V	
Table 26.	Total current consumption in active halt mode at V _{DD} = 3.3 V	
Table 27.	Total current consumption in halt mode at V _{DD} = 5 V	
Table 28.	Total current consumption in halt mode at V _{DD} = 3.3 V	
Table 29.	Wakeup times	
Table 30.	Total current consumption and timing in forced reset state	
Table 31.	Peripheral current consumption	
Table 32.	HSE user external clock characteristics	
Table 33.	HSE oscillator characteristics	62
Table 34.	HSI oscillator characteristics	63
Table 35.	LSI oscillator characteristics	
Table 36.	RAM and hardware registers	65
Table 37.	Flash program memory and data EEPROM	
Table 38.	I/O static characteristics	
Table 39.	Output driving current (standard ports)	68
Table 40.	Output driving current (true open drain ports)	
Table 41.	Output driving current (high sink ports)	
Table 42.	NRST pin characteristics	
Table 43.	SPI characteristics	
Table 44.	I ² C characteristics	
Table 45.	ADC characteristics	
Table 46.	ADC accuracy with R_{AIN} < 10 k Ω , V_{DD} = 5 V	
Table 47.	ADC accuracy with R_{AIN} < 10 k Ω R_{AIN} , V_{DD} = 3.3 V	83
Table 48	FMS data	85



DS7147 Rev 10

5/103

List of tables

STM8S003F3 STM8S003K3

Table 49.	EMI data	86
Table 50.	ESD absolute maximum ratings	86
Table 51.	Electrical sensitivities	87
Table 52.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	89
Table 53.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	91
Table 54.	UFQFPN20 - 20-lead, 3 x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	93
Table 55.	Thermal characteristics	96
Table 56.	Document revision history	101



List of figures

Figure 1.	STM8S003F3/K3 value line block diagram	11
Figure 2.	Flash memory organization	14
Figure 3.	STM8S003K3 LQFP32 pinout	22
Figure 4.	STM8S003F3 TSSOP20 pinout	25
Figure 5.	STM8S003F3 UFQFPN20 pinout	26
Figure 6.	Memory map	30
Figure 7.	Pin loading conditions	46
Figure 8.	Pin input voltage	47
Figure 9.	f _{CPUmax} versus V _{DD}	49
Figure 10.	External capacitor C _{EXT}	
Figure 11.	Typ. I _{DD(RUN)} vs V _{DD} , HSE user external clock, f _{CPU} = 16 MHz	58
Figure 12.	Typ. $I_{DD(RUN)}$ vs f_{CPU} , HSE user external clock, $V_{DD} = 5 \text{ V} \dots$	
Figure 13.	Typ. I _{DD(RUN)} vs V _{DD} , HSI RC osc, f _{CPU} = 16 MHz	
Figure 14.	Typ. I _{DD(WFI)} vs. V _{DD} HSE user external clock, f _{CPU} = 16MHz	
Figure 15.	Typ. I _{DD(WFI)} vs. f _{CPU} , HSE user external clock, V _{DD} = 5 V	
Figure 16.	Typ. I _{DD(WFI)} vs V _{DD} , HSI RC osc, f _{CPU} = 16 MHz	
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram	62
Figure 19.	Typical HSI frequency variation vs V _{DD} at 4 temperatures	64
Figure 20.	Typical LSI frequency variation vs V _{DD} @ 4 temperatures	
Figure 21.	Typical V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 22.	Typical pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 23.	Typical pull-up current vs V _{DD} @ 4 temperatures	68
Figure 24.	Typ. V _{OL} @ V _{DD} = 5 V (standard ports)	69
Figure 25.	Typ. V_{OL} @ V_{DD} = 3.3 V (standard ports)	
Figure 26.	Typ. V_{OL} @ V_{DD} = 5 V (true open drain ports)	70
Figure 27.	Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)	71
Figure 28.	Typ. V_{OL} @ V_{DD} = 5 V (high sink ports)	71
Figure 29.	Typ. V_{OL} @ V_{DD} = 3.3 V (high sink ports)	
Figure 30.	Typ. V _{DD} - V _{OH} @ V _{DD} = 5 V (standard ports)	
Figure 31.	Typ. V _{DD} - V _{OH} @ V _{DD} = 3.3 V (standard ports)	
Figure 32.	Typ. V _{DD} - V _{OH} @ V _{DD} = 5 V (high sink ports)	
Figure 33.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (high sink ports)	
Figure 34.	Typical NRST V _{II} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 35.	Typical NRST pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 36.	Typical NRST pull-up current vs V _{DD} @ 4 temperatures	
Figure 37.	Recommended reset pin protection	
Figure 38.	SPI timing diagram - slave mode and CPHA = 0	78
Figure 39.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	78
Figure 40.	SPI timing diagram - master mode ⁽¹⁾	
Figure 41.	Typical application with I ² C bus and timing diagram	81
Figure 42.	ADC accuracy characteristics	
Figure 43.	Typical application with ADC	
Figure 44.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 45.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 46.	LQFP32 marking example (package top view)	
Figure 47.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
Ū	package outline	91



Figure 48.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
J	package footprint	92
Figure 49.	TSSOP20 marking example (package top view)	92
Figure 50.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	93
Figure 51.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	94
Figure 52.	UFQFPN20 marking example (package top view)	95
Figure 53.	STM8S003F3/K3 value line ordering information scheme ⁽¹⁾	98



1 Introduction

This datasheet contains the description of the STM8S003F3/K3 value line features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8S microcontroller memory, registers and peripherals, please refer to the STM8S and STM8A microcontroller families reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the PM0051 (How to program STM8S and STM8A Flash program memory and data EEPROM).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



DS7147 Rev 10 9/103

2 Description

The STM8S003F3/K3 value line 8-bit microcontrollers offer 8 Kbytes of Flash program memory, plus integrated true data EEPROM. They are referred to as low-density devices in the STM8S microcontroller family reference manual (RM0016).

The STM8S003F3/K3 value line devices provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by true data EEPROM supporting up to 100000 write/erase cycles, advanced core and peripherals made in a state-of-the-art technology at 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Features STM8S003K3 STM8S003F3 Pin count 32 20 Max. number of GPIOs (I/O) 28 16 External interrupt pins 27 16 Timer CAPCOM channels 7 7 3 2 Timer complementary outputs A/D converter channels 4 5 High-sink I/Os 21 12 Low-density Flash program 8 K 8 K memory (byte) RAM (byte) 1 K 1 K 128⁽¹⁾ 128⁽¹⁾ True data EEPROM (byte) Multi purpose timer (TIM1), SPI, I2C, UART, Window WDG, Peripheral set independent WDG, ADC, PWM timer (TIM2), 8-bit timer (TIM4)

Table 1. STM8S003F3/K3 value line features



^{1.} Without read-while-write capability.

3 Block diagram




Figure 1. STM8S003F3/K3 value line block diagram

4 Product overview

The following section intends to give an overview of the basic features of the STM8S003F3/K3 value line functional modules and peripherals.

For more detailed information please refer to the corresponding family reference manual (RM0016).

4.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It contains six internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 K-level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers



4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time incircuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 byte/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 27 external interrupts on six vectors including TLI
- Trap and reset interrupts

4.4 Flash program memory and data EEPROM

- 8 Kbyte of Flash program single voltage Flash memory
- 128 byte true data EEPROM
- User option byte area

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to modify the content of main program memory and data EEPROM, or to reprogram the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to *Figure 2*.

57

DS7147 Rev 10 13/103

The size of the UBC is programmable through the UBC option byte (Table 13), in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: 8 Kbyte minus UBC
- User-specific boot code (UBC): Configurable up to 8 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.

Option bytes Data EEPROM (128 bytes) Programmable area from 64 bytes **UBC** area (1 page) up to Remains write protected during IAP 8 Kbytes (in 1 page steps) Low density Flash program memory (8 Kbytes) Program memory area Write access possible for IAP MS36408V1

Figure 2. Flash memory organization

Read-out protection (ROP)

The read-out protection blocks reading and writing from/to the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

DS7147 Rev 10 14/103



4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER)} coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- Clock prescaler: To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Master clock sources: Four different clock sources can be used to drive the master clock:
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
- **Startup clock**: After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.

Table 2. Peripheral clock gating bit assignments in CLK PCKENR1/2 registers

Bit	Peripheral clock						
PCKEN17	TIM1	PCKEN13	UART1	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	Reserved	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	I ² C	PCKEN24	Reserved	PCKEN20	Reserved



15/103

4.6 Power management

For efficient power management, the application can be put in one of four different lowpower modes. You can configure each mode to obtain the best compromise between the lowest power consumption, the fastest start-up time and available wakeup sources.

- Wait mode: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode: In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- Timeout: at 16 MHz CPU clock the time-out period can be adjusted between 75 µs up
- 2. Refresh out of window: the down-counter is refreshed before its value is lower than the one stored in the window register.



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 µs to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM2 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update



4.12 TIM4 - 8-bit basic timer

• 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128

Clock source: CPU clock

• Interrupt source: 1 x overflow/update

Table 3. TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complem. outputs	Ext. trigger	Timer synchr- onization/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	No
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

4.13 Analog-to-digital converter (ADC1)

STM8S003F3/K3 value line products contain a 10-bit successive approximation A/D converter (ADC1) with up to 5 external multiplexed input channels and the following main features:

Input voltage range: 0 to V_{DDA}
 Conversion time: 14 clock cycles

- Single and continuous, buffered continuous conversion modes
- Buffer size (10 x 10 bits)
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

Values converted from

Note:

Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: full feature UART, synchronous mode, SPI master mode, SmartCard mode, IrDA mode, LIN2.1 master capability
- SPI: full and half-duplex, 8 Mbit/s
- I²C: up to 400 Kbit/s

4.14.1 UART1

Main features

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN master mode
- · Single wire half duplex mode

Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

LIN master mode

- Emission: generates 13-bit synch. break frame
- Reception: detects 11-bit break frame

4.14.2 SPI

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin



19/103

4.14.3 I²C

- I2C master features
 - Clock generation
 - Start and stop generation
- I²C slave features
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)

5 Pinouts and pin descriptions

Table 4. Legend/abbreviations for STM8S003F3/K3 pin description tables

Туре	I = input, O = output, S = power supply							
Level	Input	CM = CMOS						
Level	Output	HS = high sink						
Output speed	O1 = slow (up to 2 MHz) O2 = fast (up to 10 MHz) O3 = fast/slow programmability with slow as default state after reset O4 = fast/slow programmability with fast as default state after reset							
Port and control	Input	float = floating, wpu = weak pull-up						
configuration	Output	T = true open drain, OD = open drain, PP = push pull						
Reset state	Bold <u>x</u> (pin state after internal reset release) Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release.							



MS37740V1

5.1 STM8S003K3 LQFP32 pinout and pin description

PD0 (HS)/ TIM1_BKIN [CLK_CCO] PD3 (HS)/TIM2_CH2/ADC_ETR PD4 (HS)/BEEP/TIM2_CH1 PD7 (HS)/TLI [TIM1_CH4] PD2 (HS) [TIM2_CH3] PD6 (HS)/UART1_RX PD5 (HS)/UART1_TX PD1 (HS)/SWIM 32 31 30 29 28 27 26 25 24 PC7 (HS)/SPI_MISO NRST □1 23 PC6 (HS)/SPI_MOSI OSCIN/PA1 □2 OSCOUT/PA2 □3 22 PC5 (HS)/SPI_SCK VSS □4 21 PC4 (HS)/TIM1_CH4/CLK_CCO VCAP ☐5 20 PC3 (HS)/TIM1_CH3 VDD □6 19 ☐ PC2 (HS)/TIM1_CH2 18 PC1 (HS)/TIM1_CH1/UART1_CK [SPI_NSS] TIM2_CH3/(HS)PA3 □7 17 PE5 (HS)/SPI_NSS PF4 □8 9 10 11 12 13 14 15 16 PB7 ☐ 6
12C_SDA/(T) PB6 ☐ 11
12C_SCL/(T) PB4 ☐ 71
12C_SCL/(T) PB4 ☐ 71
12C_SCL/(T) PB3 ☐ 72 I2C_SCL/(T) PB4 TIM1_ETR/AIN3/(HS) PB3 | TIM1_CH3N/AIN2/(HS) PB2 TIM1_CH2N/ AIN1/(HS) PB1 TIM1_CH1N/AIN0/(HS) PB0

Figure 3. STM8S003K3 LQFP32 pinout

Table 5. STM8S003K3 descriptions

		Туре	Input			Output				_		
LQFP32	Pin name		floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ФO	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	NRST	I/O	-	<u>X</u>	-	_	-	-	-	Reset		-
2	PA1/OSCIN ⁽²⁾	I/O	<u>X</u>	Х	Х	-	01	X	х	Port A1	Resonator/ crystal in	-

Table 5. STM8S003K3 descriptions (continued)

				Inpu				put		_		
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ОО	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
3	PA2/OSCOUT	I/O	<u>X</u>	X	X	-	01	Х	X	Port A2	Resonator/ crystal out	-
4	V_{SS}	S	ı	ı	1	-	-	-	ı	Digital gro	ound	-
5	VCAP	S	1	1	-	-	-	-	-	1.8 V reg	ulator capacitor	-
6	V_{DD}	S	ı	1	-	-	-	-	-	Digital po	wer supply	-
7	PA3/TIM2_CH3 [SPI_NSS]	I/O	<u>x</u>	X	X	HS	О3	x	Х	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
8	PF4	I/O	<u>X</u>	X	ı	-	01	Х	X	Port F4	-	-
9	PB7	I/O	<u>X</u>	Χ	-	-	01	Х	Χ	Port B7	-	-
10	PB6	I/O	<u>X</u>	Χ	-	-	01	Х	Χ	Port B6	-	-
11	PB5/I ² C_SDA	I/O	<u>X</u>	1	Х	-	01	T ⁽³⁾	-	Port B5	I ² C data	-
12	PB4/I ² C_SCL	I/O	<u>X</u>	1	Х	-	01	T ⁽³⁾	-	Port B4	I ² C clock	-
13	PB3/AIN3 [TIM1_ETR]	I/O	<u>x</u>	х	Х	HS	О3	х	Х	Port B3	Analog input 3/Timer 1 external trigger	-
14	PB2/AIN2 [TIM1_CH3N]	I/O	<u>x</u>	Х	Х	HS	О3	х	X	Port B2	Analog input 2/Timer 1 - inverted channel 3	-
15	PB1/AIN1 [TIM1_CH2N]	I/O	<u>x</u>	х	х	HS	О3	х	Х	Port B1	Analog input 1/Timer 1 - inverted channel 2	-
16	PB0/AIN0 [TIM1_CH1N]	I/O	<u>x</u>	X	х	HS	О3	х	х	Port B0	Analog input 0/Timer 1 - inverted channel 1	-
17	PE5/SPI_NSS	I/O	<u>X</u>	Х	X	HS	О3	x	Х	Port E5	SPI master/slave select	-
18	PC1/TIM1_CH1/ UART1_CK	I/O	<u>X</u>	Х	X	HS	О3	x	Х	Port C1	Timer 1 - channel 1 UART1 clock	-
19	PC2/TIM1_CH2	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C2	Timer 1- channel 2	-
20	PC3/TIM1_CH3	I/O	<u>X</u>	Х	X	HS	О3	Х	X	Port C3	Timer 1 - channel 3	-



Table 5. STM8S003K3 descriptions (continued)

				Inpu		<u> </u>	Out			ns (cont		
LQFP32	Pin name	Type	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	σο	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
21	PC4/TIM1_CH4/C LK_CCO	I/O	<u>X</u>	Х	Х	HS	О3	Х	х	Port C4	Timer 1 - channel 4/configurable clock output	-
22	PC5/SPI_SCK	I/O	<u>X</u>	Х	Х	HS	О3	Х	Х	Port C5	SPI clock	-
23	PC6/SPI_MOSI	I/O	<u>x</u>	Х	Х	HS	О3	Х	х	Port C6	SPI master out/slave in	-
24	PC7/SPI_MISO	I/O	<u>X</u>	X	Х	HS	О3	X	х	Port C7	SPI master in/ slave out	-
25	PD0/[TIM1_BKIN [CLK_CCO]	I/O	<u>X</u>	Х	X	HS	О3	Х	Х	Port D0	Timer 1 - break input	Configurable clock output [AFR5]
26	PD1/SWIM ⁽⁴⁾	I/O	X	<u>X</u>	X	HS	04	X	Х	Port D1	SWIM data interface	-
27	PD2 [TIM2_CH3]	I/O	X	X	Х	HS	О3	Х	Х	Port D2	-	Timer 2 - channel 3 [AFR1]
28	PD3/TIM2_CH2 [ADC_ETR]	I/O	<u>x</u>	х	Х	HS	О3	Х	Х	Port D3	Timer 2 - channel 2/ADC external trigger	-
29	PD4/BEEP/ TIM2_CH1	I/O	<u>x</u>	х	Х	HS	О3	Х	Х	Port D4	Timer 2 - channel 1/BEEP output	-
30	PD5/ UART1_TX	I/O	<u>X</u>	Х	X	HS	О3	X	х	Port D5	UART1 data transmit	-
31	PD6/ UART1_RX	I/O	<u>X</u>	Х	X	HS	О3	X	Х	Port D6	UART1 data receive	-
32	PD7/TLI [TIM1_CH4]	I/O	<u>X</u>	Х	X	HS	О3	Х	Х	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

^{1.} I/O pins used simultaneously for high-current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings given in Section 9: Electrical characteristics.




^{2.} When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

^{3.} In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V_{DD} are not implemented).

^{4.} The PD1 pin is in input pull-up during the reset phase and after the internal reset release.

5.2 STM8S003F3 TSSOP20/UFQFPN20 pinout and pin description

Figure 4. STM8S003F3 TSSOP20 pinout



- 1. HS high sink capability.
- 2. (T) True open drain (P-buffer and protection diode to VDD not implemented).
- 3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



DS7147 Rev 10 25/103




Figure 5. STM8S003F3 UFQFPN20 pinout

- 1. HS high sink capability.
- (T) True open drain (P-buffer and protection diode to VDD not implemented).
- [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



Table 6. STM8S003F3 pin description

	in o.				Input	t		Outp	out	<u>.</u>	Main	D. 6. 11	Alternate
TSSOP20	UFQFPN20	Pin name	Туре	floating	ndw	Ext. interr.	High sink ⁽¹⁾	Speed	OD	PP	function (after reset)	Default alternate function	function after remap [option bit]
1	18	PD4/ BEEP/ TIM2_ CH1/ UART1 _CK	I/O	<u>X</u>	х	х	HS	О3	х	x	Port D4	Timer 2 - channel 1/BEEP output/ UART1 clock	-
2	19	PD5/ AIN5/ UART1 _TX	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port D5	Analog input 5/ UART1 data transmit	-
3	20	PD6/ AIN6/ UART1 _RX	I/O	<u>X</u>	X	X	HS	О3	Х	X	Port D6	Analog input 6/ UART1 data receive	-
4	1	NRST	I/O		<u>X</u>	-	1	-	-	-	Reset		-
5	2	PA1/ OSCIN ⁽²⁾	I/O	<u>X</u>	Х	Х	-	01	Х	Х	Port A1	Resonator/ crystal in	-
6	3	PA2/ OSCOUT	I/O	<u>X</u>	Х	Х	-	01	Х	Х	Port A2	Resonator/ crystal out	-
7	4	VSS	S	-	-	-	-	-	-	-	Digital gro	ound	-
8	5	VCAP	S	ı	ı	ı	-	ı	-	-	1.8 V regu capacitor	ulator	-
9	6	VDD	S	-	-	-	-	-	-	-	Digital po	wer supply	-
10	7	PA3/TIM2_CH3 [SPI_NSS]	I/O	<u>X</u>	х	Х	HS	О3	х	Х	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
11	8	PB5/ I2C_ SDA [TIM1_ BKIN]	I/O	<u>x</u>	1	X	-	01	T ⁽³⁾	-	Port B5	I2C data	Timer 1 - break input [AFR4]
12	9	PB4/ I2C_ SCL	I/O	<u>X</u>	ı	Х	-	01	T ⁽³⁾	-	Port B4	I2C clock	ADC external trigger [AFR4]
13	10	PC3/ TIM1_CH3 [TLI] [TIM1_ CH1N]	I/O	X	x	х	HS	О3	х	х	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 - inverted channel 1 [AFR7]



Table 6. STM8S003F3 pin description (continued)

	in o.				Input	t	-	Outp	out		Main	D.C. II	Alternate
TSSOP20	UFQFPN20	Pin name	Туре	floating	ndw	Ext. interr.	High sink ⁽¹⁾	Speed	OD	PP	function (after reset)	Default alternate function	function after remap [option bit]
14	11	PC4/CLK_CCO/ TIM1_ CH4/AIN2/ [TIM1_ CH2N]	I/O	<u>x</u>	х	х	HS	О3	х	х	Port C4	Configurable clock output/Timer 1 - channel 4/Analog input 2	Timer 1 - inverted channel 2 [AFR7]
15	12	PC5/ SPI_SCK [TIM2_ CH1]	I/O	<u>X</u>	Х	Х	HS	О3	х	Х	Port C5	SPI clock	Timer 2 - channel 1 [AFR0]
16	13	PC6/ SPI_MOSI [TIM1_ CH1]	I/O	<u>x</u>	х	Х	HS	О3	х	Х	Port C6	SPI master out/slave in	Timer 1 - channel 1 [AFR0]
17	14	PC7/ SPI_MISO [TIM1_ CH2]	I/O	<u>x</u>	х	х	HS	О3	х	Х	Port C7	SPI master in/ slave out	Timer 1 - channel 2 [AFR0]
18	15	PD1/ SWIM ⁽⁴⁾	I/O	Х	<u>X</u> .	Х	HS	04	Х	Х	Port D1	SWIM data interface	-
19	16	PD2/AIN3/ [TIM2_ CH3]	I/O	<u>X</u>	Х	X	HS	О3	х	Х	Port D2	Analog input 3	Timer 2 - channel 3 [AFR1]
20	17	PD3/ AIN4/ TIM2_ CH2/ ADC_ ETR	I/O	<u>X</u>	x	x	HS	О3	x	x	Port D3	Analog input 4/ Timer 2 - channel 2/ADC external trigger	-

I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings.



^{2.} When the MCU is in halt/active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended d to use PA1 only in input mode if halt/active-halt is used in the application.

^{3.} In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

^{4.} The PD1 pin is in input pull-up during the reset phase and after internal reset release.

5.3 Alternate function remapping

As shown in the rightmost column of the pin description table, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to *Section 8: Option bytes*. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of the family reference manual, RM0016).



DS7147 Rev 10 29/103

6 Memory and register map

6.1 Memory map

Figure 6. Memory map




Table 7 lists the boundary addresses for each memory size. The top of the stack is at the RAM end address in each case.

Table 7. Flash, Data EEPROM and RAM boundary addresses

Memory area	Size (byte)	Start address	End address
Flash program memory	8 K	0x00 8000	0x00 9FFF
RAM	1 K	0x00 0000	0x00 03FF
Data EEPROM	128	0x00 4000	0x00 407F

6.2 Register map

6.2.1 I/O port hardware register map

Table 8. I/O port hardware register map

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00



Table 8. I/O port hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5014		PE_ODR	Port E data output latch register	0x00
0x00 5015		PE_IDR	Port E input pin value register	0xXX ⁽¹⁾
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00
0x00 5017		PE_CR1	Port E control register 1	0x00
0x00 5018		PE_CR2	Port E control register 2	0x00
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0xXX ⁽¹⁾
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00

^{1.} Depends on the external circuitry.

6.2.2 General hardware register map



Table 9. General hardware register map

Address	Block	Register label	Register name	Reset status
0x00 501E to 0x00 5059			Reserved area (60 byte)	
0x00 505A		FLASH_CR1	Flash control register 1	0x00
0x00 505B		FLASH_CR2	Flash control register 2	0x00
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x00
0x00 5060 to 0x00 5061			Reserved area (2 byte)	
0x00 5062	Flash	FLASH_PUKR	Flash Program memory unprotection register	0x00
0x00 5063			Reserved area (1 byte)	
0x00 5064	Flash	FLASH _DUKR	Data EEPROM unprotection register	0x00
0x00 5065 to 0x00 509F			Reserved area (59 byte)	
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2 to 0x00 50B2			Reserved area (17 byte)	
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹
0x00 50B4 to 0x00 50BF			Reserved area (12 byte)	
0x00 50C0	- CLK	CLK_ICKR	Internal clock control register	0x01
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00
0x00 50C2			Reserved area (1 byte)	
0x00 50C3		CLK_CMSR	Clock master status register	0xE1
0x00 50C4		CLK_SWR	Clock master switch register	0xE1
0x00 50C5		CLK_SWCR	Clock switch control register	0xXX
0x00 50C6	CLK	CLK_CKDIVR	Clock divider register	0x18
0x00 50C7	OLK	CLK_PCKENR1	Peripheral clock gating register 1	0xFF
0x00 50C8		CLK_CSSR	Clock security system register	0x00
0x00 50C9	7	CLK_CCOR	Configurable clock control register	0x00
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF
0x00 50CB		•	Reserved area (1 byte)	•



Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0
0x00 50CE to 0x00 50D0			Reserved area (3 byte)	
0x00 50D1	MANDO	WWDG_CR	WWDG control register	0x7F
0x00 50D2	WWDG	WWDG_WR	0x7F	
0x00 50D3 to 0x00 50DF			Reserved area (13 byte)	
0x00 50E0		IWDG_KR	IWDG key register	0xXX ⁽²⁾
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF
0x00 50E3 to 0x00 50EF			Reserved area (13 byte)	
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F
0x00 50F4 to 0x00 50FF			Reserved area (12 byte)	
0x00 5200		SPI_CR1	SPI control register 1	0x00
0x00 5201		SPI_CR2	SPI control register 2	0x00
0x00 5202		SPI_ICR	SPI interrupt control register	0x00
0x00 5203	SPI	SPI_SR	SPI status register	0x02
0x00 5204	581	SPI_DR	SPI data register	0x00
0x00 5205		SPI_CRCPR	SPI CRC polynomial register	0x07
0x00 5206		SPI_RXCRCR	SPI Rx CRC register	0x00
0x00 5207		SPI_TXCRCR	SPI Tx CRC register	0x00
0x00 5208 to 0x00 520F			Reserved area (8 byte)	
0x00 5210		I2C_CR1	I ² C control register 1	0x00
0x00 5211		I2C_CR2	I ² C control register 2	0x00
0x00 5212	I ² C	I2C_FREQR	I ² C frequency register	0x00
0x00 5213	J 1-C	I2C_OARL	I ² C own address register low	0x00
0x00 5214		I2C_OARH	I ² C own address register high	0x00
0x00 5215			Reserved	

Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5216		I2C_DR	I ² C data register	0x00
0x00 5217		I2C_SR1	I ² C status register 1	0x00
0x00 5218		I2C_SR2	I ² C status register 2	0x00
0x00 5219		I2C_SR3	I ² C status register 3	0x00
0x00 521A	I ² C	I2C_ITR	I ² C interrupt control register	0x00
0x00 521B		I2C_CCRL	I ² C clock control register low	0x00
0x00 521C		I2C_CCRH	I ² C clock control register high	0x00
0x00 521D		I2C_TRISER	I ² C TRISE register	0x02
0x00 521E		I2C_PECR	I ² C packet error checking register	0x00
0x00 521F to 0x00 522F			Reserved area (17 byte)	
0x00 5230		UART1_SR	UART1 status register	0xC0
0x00 5231		UART1_DR	UART1 data register	0xXX
0x00 5232		UART1_BRR1	UART1 baud rate register 1	0x00
0x00 5233		UART1_BRR2	UART1 baud rate register 2	0x00
0x00 5234		UART1_CR1	UART1 control register 1	0x00
0x00 5235	UART1	UART1_CR2	UART1 control register 2	0x00
0x00 5236		UART1_CR3	UART1 control register 3	0x00
0x00 5237		UART1_CR4	UART1 control register 4	0x00
0x00 5238		UART1_CR5	UART1 control register 5	0x00
0x00 5239		UART1_GTR	UART1 guard time register	0x00
0x00 523A		UART1_PSCR	UART1 prescaler register	0x00
0x00 523B to 0x00523F			Reserved area (21 byte)	



Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5250		TIM1_CR1	TIM1 control register 1	0x00
0x00 5251		TIM1_CR2	TIM1 control register 2	0x00
0x00 5252		TIM1_SMCR	TIM1 slave mode control register	0x00
0x00 5253		TIM1_ETR	TIM1 external trigger register	0x00
0x00 5254		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 5255		TIM1_SR1	TIM1 status register 1	0x00
0x00 5256		TIM1_SR2	TIM1 status register 2	0x00
0x00 5257		TIM1_EGR	TIM1 event generation register	0x00
0x00 5258		TIM1_CCMR1	TIM1 capture/compare mode register 1	0x00
0x00 5259		TIM1_CCMR2	TIM1 capture/compare mode register 2	0x00
0x00 525A		TIM1_CCMR3	TIM1 capture/compare mode register 3	0x00
0x00 525B		TIM1_CCMR4	TIM1 capture/compare mode register 4	0x00
0x00 525C		TIM1_CCER1	TIM1 capture/compare enable register 1	0x00
0x00 525D		TIM1_CCER2	TIM1 capture/compare enable register 2	0x00
0x00 525E		TIM1_CNTRH	TIM1 counter high	0x00
0x00 525F	TIN 4.4	TIM1_CNTRL	TIM1 counter low	0x00
0x00 5260	TIM1	TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 5261		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 5262		TIM1_ARRH	TIM1 auto-reload register high	0xFF
0x00 5263		TIM1_ARRL	TIM1 auto-reload register low	0xFF
0x00 5264		TIM1_RCR	TIM1 repetition counter register	0x00
0x00 5265		TIM1_CCR1H	TIM1 capture/compare register 1 high	0x00
0x00 5266		TIM1_CCR1L	TIM1 capture/compare register 1 low	0x00
0x00 5267		TIM1_CCR2H	TIM1 capture/compare register 2 high	0x00
0x00 5268		TIM1_CCR2L	TIM1 capture/compare register 2 low	0x00
0x00 5269		TIM1_CCR3H	TIM1 capture/compare register 3 high	0x00
0x00 526A	1	TIM1_CCR3L	TIM1 capture/compare register 3 low	0x00
0x00 526B	1	TIM1_CCR4H	TIM1 capture/compare register 4 high	0x00
0x00 526C	1	TIM1_CCR4L	TIM1 capture/compare register 4 low	0x00
0x00 526D	1	TIM1_BKR	TIM1 break register	0x00
0x00 526E	1	TIM1_DTR	TIM1 dead-time register	0x00
0x00 526F	1	TIM1_OISR	TIM1 output idle state register	0x00
0x00 5270 to 0x00 52FF			Reserved area (147 byte)	•

Table 9. General hardware register map (continued)

Address	Block	Register label Register name		Reset status
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00
0x00 5301			Reserved	
0x00 5302			Reserved	
0x00 5303		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5304		TIM2_SR1	TIM2 status register 1	0x00
0x00 5305		TIM2_SR2	TIM2 status register 2	0x00
0x00 5306		TIM2_EGR	TIM2 event generation register	0x00
0x00 5307		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5308		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 5309		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00
0x00 530A		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 530B	TIM2	TIM2_CCER2	TIM2 capture/compare enable register 2	0x00
0x00 530C		TIM2_CNTRH	TIM2 counter high	0x00
0x00 530D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 530E		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 530F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5310		TIM2_ARRL	TIM2_ARRL TIM2 auto-reload register low	
0x00 5311		TIM2_CCR1H	TIM2_CCR1H TIM2 capture/compare register 1 high	
0x00 5312		TIM2_CCR1L	TIM2_CCR1L TIM2 capture/compare register 1 low	
0x00 5313		TIM2_CCR2H	TIM2_CCR2H TIM2 capture/compare reg. 2 high	
0x00 5314		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5315		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00
0x00 5316		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F			Reserved area (43 byte)	
0x00 5340		TIM4_CR1	TIM4 control register 1	0x00
0x00 5341			Reserved	
0x00 5342			Reserved	
0x00 5343		TIM4_IER	TIM4 interrupt enable register	0x00
0x00 5344	TIM4	TIM4_SR	TIM4 status register	0x00
0x00 5345	7			0x00
0x00 5346	7	TIM4_CNTR	TIM4 counter	0x00
0x00 5347	7	TIM4_PSCR		
0x00 5348	1	TIM4_ARR TIM4 auto-reload register		0xFF



Table 9. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5349 to 0x00 53DF		Reserved area (153 byte)		
0x00 53E0 to 0x00 53F3	ADC1	ADC_DBxR	ADC_DBxR ADC data buffer registers	
0x00 53F4 to 0x00 53FF			Reserved area (12 byte)	
0x00 5400		ADC _CSR	ADC control/status register	0x00
0x00 5401		ADC_CR1	ADC configuration register 1	0x00
0x00 5402		ADC_CR2	ADC configuration register 2	0x00
0x00 5403		ADC_CR3	ADC configuration register 3	0x00
0x00 5404		ADC_DRH	ADC data register high	0xXX
0x00 5405		ADC_DRL	ADC data register low	0xXX
0x00 5406		ADC_TDRH	ADC Schmitt trigger disable register high	0x00
0x00 5407	ADC1	ADC_TDRL	ADC Schmitt trigger disable register low	0x00
0x00 5408	ADCI	ADC_HTRH	ADC high threshold register high	0x03
0x00 5409		ADC_HTRL	ADC high threshold register low	0xFF
0x00 540A		ADC_LTRH	ADC low threshold register high	0x00
0x00 540B		ADC_LTRL	ADC low threshold register low	0x00
0x00 540C		ADC_AWSRH	ADC analog watchdog status register high	0x00
0x00 540D		ADC_AWSRL	ADC analog watchdog status register low	0x00
0x00 540E		ADC_AWCRH	ADC analog watchdog control register high	0x00
0x00 540F		ADC_AWCRL	ADC analog watchdog control register low	0x00
0x00 5410 to 0x00 57FF	Reserved area (1008 byte)			

^{1.} Depends on the previous reset source.

^{2.} Write only register.

6.2.3 CPU/SWIM/debug module/interrupt controller registers

Table 10. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register Label	Register Name	Reset Status
0x00 7F00		Α	Accumulator	0x00
0x00 7F01		PCE	Program counter extended	0x00
0x00 7F02		PCH	Program counter high	0x00
0x00 7F03		PCL	Program counter low	0x00
0x00 7F04		XH	X index register high	0x00
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00
0x00 7F06		YH	Y index register high	0x00
0x00 7F07		YL	Y index register low	0x00
0x00 7F08		SPH	Stack pointer high	0x03
0x00 7F09		SPL	Stack pointer low	0xFF
0x00 7F0A		CCR	Condition code register	0x28
0x00 7F0B to 0x00 7F5F			Reserved area (85 byte)	1
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF
0x00 7F73	ITO	ITC_SPR4	Interrupt software priority register 4	0xFF
0x00 7F74	ITC	ITC_SPR5	Interrupt software priority register 5	0xFF
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF
0x00 7F78 to 0x00 7F79	Reserved area (2 byte)			
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00
0x00 7F81 to 0x00 7F8F	Reserved area (15 byte)			'



Table 10. CPU/SWIM/debug module/interrupt controller registers (continued)

Address	Block	Register Label	Register Name	
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM_BK2RH DM breakpoint 2 register high byte	
0x00 7F95	DM	DM_BK2RL	DM breakpoint 2 register low byte	0xFF
0x00 7F96		DM_CR1	DM debug module control register 1	0x00
0x00 7F97		DM_CR2	DM debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM_CSR2 DM debug module control/status register 2	
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F	Reserved area (5 byte)			

^{1.} Accessible by debug module only



7 Interrupt vector mapping

Table 11. Interrupt mapping

IRQ no.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Vector address
-	RESET	Reset	Yes	Yes	0x00 8000
-	TRAP	Software interrupt	-	-	0x00 8004
0	TLI	External top level interrupt	-	-	0x00 8008
1	AWU	Auto wake up from halt	-	Yes	0x00 800C
2	CLK	Clock controller	-	-	0x00 8010
3	EXTI0	Port A external interrupts	Yes ⁽¹⁾	Yes ⁽¹⁾	0x00 8014
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018
5	EXTI2	Port C external interrupts	Yes	Yes	0x00 801C
6	EXTI3	Port D external interrupts	Yes	Yes	0x00 8020
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024
8	-	Rese	erved		0x00 8028
9	-	Rese	erved		0x00 802C
10	SPI	End of transfer	Yes	Yes	0x00 8030
11	TIM1	TIM1 update/overflow/underflow/ trigger/break	-	-	0x00 8034
12	TIM1	TIM1 capture/compare	-	-	0x00 8038
13	TIM2	TIM2 update /overflow	-	-	0x00 803C
14	TIM2	TIM2 capture/compare	-	-	0x00 8040
15	-	Rese	erved		0x00 8044
16	-	Rese	erved		0x00 8048
17	UART1	Tx complete	-	-	0x00 804C
18	UART1	Receive register DATA FULL	-	-	0x00 8050
19	I ² C	I ² C interrupt	Yes	Yes	0x00 8054
20	-	Rese	erved		0x00 8058
21	-	Rese	erved		0x00 805C
22	ADC1	ADC1 end of conversion/analog watchdog interrupt	-	-	0x00 8060
23	TIM4	TIM4 update/overflow	-	-	0x00 8064
24	Flash	EOP/WR_PG_DIS	-	-	0x00 8068
	0x00 806C to 0x00 807C				

^{1.} Except PA1



DS7147 Rev 10 41/103

8 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in *Table 12: Option bytes* below. Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Option bits Factory Option Option Addr. default name byte no. 7 6 5 2 0 setting Read-out 0x4800 OPT0 ROP[7:0] protection 0x00 (ROP) OPT1 0x4801 UBC[7:0] 0x00User boot code (UBC) 0x4802 NOPT1 NUBC[7:0] 0xFF 0x4803 Alternate OPT2 AFR7 AFR6 AFR5 AFR4 AFR3 AFR2 AFR1 AFR0 0x00 function remapping 0x4804 NOPT2 NAFR7 NAFR6 NAFR5 NAFR4 NAFR3 NAFR2 NAFR1 NAFR0 0xFF (AFR) LSI **IWDG** WWDG WWDG 0x4805 OPT3 **HSITRIM** Reserved 0x00 _HALT ΕN _HW _HW Misc. option NHSI NLSI NIWDG NWWDG NWWDG 0x4806 NOPT3 Reserved 0xFF TRIM HW HW HALT ΕN EXT CKAWU **PRS** PRS 0x4807 OPT4 0x00 Reserved CLK SFL Clock option NEXT **NCKAW** NPR NPR 0x4808 NOPT4 Reserved 0xFF USEL SC₀ 0x4809 OPT5 HSECNT[7:0] 0x00 HSE clock startup NOPT5 NHSECNT[7:0] 0x480A 0xFF

Table 12. Option bytes

Table 13. Option byte description

Option byte no.	Description
	ROP[7:0] Memory readout protection (ROP)
OPT0	0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM memory readout protection for details.



Table 13. Option byte description (continued)

Table 13. Option byte description (continued)				
Option byte no.	Description			
OPT1	UBC[7:0] User boot code area 0x00: no UBC, no write-protection 0x01: Pages 0 defined as UBC, memory write-protected 0x02: Pages 0 to 1 defined as UBC, memory write-protected Page 0 and page 1 contain the interrupt vectors.			
	Ox7F: Pages 0 to 126 defined as UBC, memory write-protected Other values: Pages 0 to 127 defined as UBC, memory-write protected. Note: Refer to the family reference manual (RM0016) section on Flash/EEPROM write protection for more details.			
	AFR[7:0]			
OPT2	Refer to the following section for alternate function remapping descriptions of bits [7:2] and [1:0] respectively.			
	HSITRIM: high-speed internal clock trimming register size 0: 3-bit trimming supported in CLK_HSITRIMR register 1: 4-bit trimming supported in CLK_HSITRIMR register			
	LSI_EN: Low speed internal clock enable 0: LSI clock is not available as CPU clock source 1: LSI clock is available as CPU clock source			
OPT3	IWDG_HW: Independent watchdog 0: IWDG Independent watchdog activated by software 1: IWDG Independent watchdog activated by hardware			
	WWDG_HW: Window watchdog activation0: WWDG window watchdog activated by software1: WWDG window watchdog activated by hardware			
	WWDG_HALT: Window watchdog reset on halt 0: No reset generated on halt if WWDG active 1: Reset generated on halt if WWDG active			
	EXTCLK: External clock selection 0: External crystal connected to OSCIN/OSCOUT 1: External clock signal on OSCIN			
OPT4	CKAWUSEL: Auto wakeup unit/clock 0: LSI clock source selected for AWU 1: HSE clock with prescaler selected as clock source for for AWU			
	PRSC[1:0] AWU clock prescaler 0x: 16 MHz to 128 kHz prescaler 10: 8 MHz to 128 kHz prescaler 11: 4 MHz to 128 kHz prescaler			
OPT5	HSECNT[7:0]: HSE crystal oscillator stabilization time This configures the stabilization time. 0x00: 2048 HSE cycles 0xB4: 128 HSE cycles 0xD2: 8 HSE cycles 0xE1: 0.5 HSE cycles			



8.1 Alternate function remapping bits

Table 14. STM8S003K3 alternate function remapping bits for 32-pin devices

Option byte number	Description ⁽¹⁾		
	AFR7Alternate function remapping option 7		
	Reserved.		
	AFR6 Alternate function remapping option 6		
	0: AFR6 remapping option inactive: default alternate function ⁽²⁾ 1: Port D7 alternate function = TIM1_CH4.		
	AFR5 Alternate function remapping option 5		
OPT2	O: AFR5 remapping option inactive: default alternate function ⁽²⁾ 1: Port D0 alternate function = CLK_CCO.		
OP12	AFR[4:2] Alternate function remapping option 4:2 Reserved.		
	AFR1 Alternate function remapping option 1		
	0: AFR1 remapping option inactive: default alternate function ⁽²⁾ 1: Port A3 alternate function = SPI_NSS; port D2 alternate function TIM2_CH3		
	AFR0 Alternate function remapping option 0		
	Reserved.		

Do not use more than one remapping option in the same port. It is forbidden to enable both AFR1 and AFR0



^{2.} Refer to the pinout description.

Table 15. STM8S003F3 alternate function remapping bits for 20-pin devices

Option byte number	Description
	AFR7Alternate function remapping option 7 0: AFR7 remapping option inactive: default alternate function ⁽¹⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function = TIM1_CH2N.
	AFR6 Alternate function remapping option 6 Reserved.
	AFR5 Alternate function remapping option 5 Reserved.
	AFR4 Alternate function remapping option 4
	0: AFR4 remapping option inactive: default alternate function ⁽¹⁾ . 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN.
OPT2	AFR3 Alternate function remapping option 3
	0: AFR3 remapping option inactive: default alternate function ⁽¹⁾ 1: Port C3 alternate function = TLI.
	AFR2 Alternate function remapping option 2
	Reserved.
	AFR1 Alternate function remapping option 1 (2)
	0: AFR1 remapping option inactive: default alternate function ⁽¹⁾ 1: Port A3 alternate function = SPI_NSS; port D2 alternate function = TIM2_CH3.
	AFR0 Alternate function remapping option 0 ⁽²⁾
	0: AFR0 remapping option inactive: Default alternate functions ⁽¹⁾ 1: Port C5 alternate function = TIM2_CH1; port C6 alternate function = TIM1_CH2.

- 1. Refer to the pinout description.
- 2. Do not use more than one remapping option in the same port. It is forbidden to enable both AFR1 and AFR0.



DS7147 Rev 10 45/103

9 Electrical characteristics

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean \pm 3 Σ).

9.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean \pm 2 Σ).

9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

STM8 pin


Figure 7. Pin loading conditions

9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.

46/103 DS7147 Rev 10

Figure 8. Pin input voltage



9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 16: Voltage characteristics*, *Table 17: Current characteristics* and *Table 18: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability.

The device's mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol Min Unit **Ratings** Max V_{DDx} - V_{SS} Supply voltage(1) -0.3 6.5 Input voltage on true open drain pins(2) V_{SS} - 0.3 6.5 V_{IN} Input voltage on any other pin⁽²⁾ V_{SS} - 0.3 $V_{DD} + 0.3$ $|V_{DDx} - V_{DD}|$ Variations between different power pins mV $|V_{SSx} - V_{SS}|$ 50 Variations between all the different ground pins see Absolute maximum V_{ESD} Electrostatic discharge voltage ratings (electrical sensitivity) on page 86

Table 16. Voltage characteristics



^{1.} All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

^{2.} I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected


Table 17. Current characteristics					
Symbol	Ratings	Max. ⁽¹⁾	Unit		
I_{VDD}	Total current into V _{DD} power lines (source) ⁽²⁾	100			
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽²⁾	80			
I _{IO}	Output current sunk by any I/O and control pin	20			
	Output current source by any I/Os and control pin	-20			
	Injected current on NRST pin	±4			
I _{INJ(PIN)} (3)(4)	Injected current on OSCIN pin	±4			
	Injected current on any other pin ⁽⁵⁾	±4			
$\Sigma I_{\text{INJ(PIN)}}^{(3)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±20	mA		

Table 17. Current characteristics

- 1. Data based on characterization results.
- 2. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external supply.
- 3. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected
- 4. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in the I/O port pin characteristics section does not affect the ADC accuracy.
- 5. When several inputs are submitted to a current injection, the maximum Δ_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Δ_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Table 18. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to 150	°C
T _J	Maximum junction temperature	150	C




9.3 Operating conditions

The device must be used in operating conditions that respect the parameters in *Table 19*. In addition, full account must be taken of all physical capacitor characteristics and tolerances.

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{CPU}	Internal CPU clock frequency	-	0	16	MHz	
V_{DD}	Standard operating voltage	-	2.95	5.5	V	
440	C _{EXT} : capacitance of external capacitor	-	470	3300	nF	
V _{CAP} ⁽¹⁾	ESR of external capacitor	At 1 MHz ⁽²⁾	-	0.3	ohm	
	ESL of external capacitor	ACT WITE 7	-	15	nH	
	Power dissipation at T _A = 85° C for suffix 6	TSSOP20	-	238	mW	
$P_{D}^{(3)}$		UFQFPN20	-	220		
		LQFP32	-	330		
T _A	Ambient temperature for 6 suffix version	Maximum power dissipation	-40	85	· °C	
TJ	Junction temperature range for 6 suffix version	-	-40	105		

Table 19. General operating conditions

- 2. This frequency of 1 MHz as a condition for V_{CAP} parameters is given by the design of the internal regulator.
- To calculate P_{Dmax}(T_A), use the formula P_{Dmax} = (T_{Jmax} T_A)/Θ_{JA} (see Section 10.4: Thermal characteristics on page 96) with the value for T_{Jmax} given in Table 19 above and the value for Θ_{JA} given in Table 55: Thermal characteristics.



DS7147 Rev 10 49/103

Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum values must be respected for the full application range.

Table 20. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{VDD}	V _{DD} rise time rate	-	2	-	∞	μs/V
	V _{DD} fall time rate ⁽¹⁾	-	2	-	8	μ5/ ν
t _{TEMP}	Reset release delay	V _{DD} rising	-	-	1.7	ms
V _{IT+}	Power-on reset threshold	-	2.6	2.7	2.85	V
V _{IT-}	Brown-out reset threshold	-	2.5	2.65	2.8	٧
V _{HYS(BOR)}	Brown-out reset hysteresis	-	-	70	-	mV


Reset is always generated after a t_{TEMP} delay. The application must ensure that V_{DD} is still above the minimum operating voltage (V_{DD} min) when the t_{TEMP} delay has elapsed.



9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 19*. Care should be taken to limit the series inductance to less than 15 nH.

Figure 10. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in Section 9.1.5: Pin input voltage.

Total current consumption in run mode

The MCU is placed under the following conditions:

- \bullet All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by Peripheral Clock Gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A.

Table 21. Total current consumption with code execution in run mode at V_{DD} = 5 V

Symbol	Parameter	Conditions		Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	2.3	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.35	
	Supply current in		HSI RC osc. (16 MHz)	1.7	2	
	run mode,	f -f /120 - 125 kUz	HSE user ext. clock (16 MHz)	0.86	2.35	
	code executed	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.87	
	from RAM	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
١,		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	mΛ
I _{DD(RUN)}			HSE crystal osc. (16 MHz)	4.5	-	IIIA
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	4.3	4.75	
	Supply current in		HSI RC osc.(16 MHz)	3.7	4.5	
	run mode,	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
	code executed	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
	from Flash	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

^{1.} Data based on characterization results.

477

^{2.} Default clock configuration measured with all peripherals off.

Table 22. Total current consumption with code execution in run mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.8	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.3	
	Supply current in		HSI RC osc. (16 MHz)	1.5	2	
	run mode,	f -f /120 - 125 kUz	HSE user ext. clock (16 MHz)	0.81	-	
	code executed	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.87	
	from RAM	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16MHz/8)	0.46	0.58	8
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	mA
IDD(RUN)			HSE crystal osc. (16 MHz)	4	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	3.9	4.7	
	Supply current in		HSI RC osc. (16 MHz)	3.7	4.5	
	run mode,	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
	code executed	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
	from Flash	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

^{1.} Data based on characterization results.

^{2.} Default clock configuration, measured with all peripherals off.

Total current consumption in wait mode

Table 23. Total current consumption in wait mode at V_{DD} = 5 V

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit
Supply			HSE crystal osc. (16 MHz)	1.6	-	
	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3		
	Supply		HSI RC osc. (16 MHz)	0.89	1.1	
I _{DD(WFI)}	current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
wait mode	wait mode	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

^{1.} Data based on characterization results.

Table 24. Total current consumption in wait mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions			Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.1	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3	
O	Cupply		HSI RC osc. (16 MHz)	0.89	1.1	
I _{DD(WFI)}	Supply current in	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
	wait mode	f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

^{1.} Data based on characterization results.

54/103 DS7147 Rev 10

^{2.} Default clock configuration measured with all peripherals off.

^{2.} Default clock configuration measured with all peripherals off.

Total current consumption in active halt mode

Table 25. Total current consumption in active halt mode at V_{DD} = 5 V

			Conditions	5		Max at	
Symbol	Parameter	Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	85° C (1)	Unit
			Operating mode	HSE crystal oscillator (16 MHz)	1030	-	
		On	Operating mode	LSI RC oscillator (128 kHz)	200	260	
I _{DD(AH)}	Supply current in active halt mode	On	Power-down mode	HSE crystal oscillator (16 MHz)	970	-	μA
			i ower-down mode	LSI RC oscillator (128 kHz)	150	200	
		Off	Operating mode	LSI RC oscillator	66	85	
		Oii	Power-down mode	(128 kHz)	10	20	

- 1. Data based on characterization results.
- 2. Configured by the REGAH bit in the CLK_ICKR register.
- 3. Configured by the AHALT bit in the FLASH_CR1 register.

Table 26. Total current consumption in active halt mode at $V_{DD} = 3.3 \text{ V}$

			Conditio	ns		Max	
Symbol	Parameter	Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	at 85° C (1)	Unit
			Operating mode	HSE crystal osc. (16 MHz)	550	-	
		On	Operating mode	LSI RC osc. (128 kHz)	200	260	
	Supply current in active halt	Oil	Power-down mode	HSE crystal osc. (16 MHz)	970	-	
'DD(AH)	I _{DD(AH)} in active half mode		Fower-down mode	LSI RC osc. (128 kHz)	150	200	μΑ
	Off	Operating mode	LSI RC osc. (128 kHz)	66	80		
		Oii	Power-down mode	120 KHZ)	10	18	

- 1. Data based on characterization results.
- 2. Configured by the REGAH bit in the CLK_ICKR register.
- 3. Configured by the AHALT bit in the FLASH_CR1 register.

Total current consumption in halt mode

Table 27. Total current consumption in halt mode at V_{DD} = 5 V

Symbol	Parameter	Conditions	Тур	Max at 85°C ⁽¹⁾	Unit
I _{DD(H)}	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	63	75	μA
	Supply current in mait mode	Flash in power-down mode, HSI clock after wakeup	6.0	20	μΑ

^{1.} Data based on characterization results.

Table 28. Total current consumption in halt mode at V_{DD} = 3.3 V

Symbol	Parameter	Conditions	Тур	Max at 85° C ⁽¹⁾	Unit
I _{DD(H)}	Supply current in halt mode	Flash in operating mode, HSI clock after wakeup	60	75	110
	Supply current in hait mode	Flash in power-down mode, HSI clock after wakeup	4.5	17	μΑ

^{1.} Data based on characterization results.

Low-power mode wakeup times

Table 29. Wakeup times

Symbol	Parameter	Conditions			Тур	Max ⁽¹⁾	Unit
+	Wakeup time from wait		0 to 16 MHz		-	_(2)	
t _{WU(WFI)}	mode to run mode ⁽³⁾	f _{CPU} = f _{MASTER} =	16 MHz.		0.56	-	
		MVR voltage	Flash in operating mode ⁽⁵⁾		1 ⁽⁶⁾	2 ⁽⁶⁾	
	Wakeup time active halt	regulator on ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾	HSI (after	3 ⁽⁶⁾	-	116
t _{WU(AH)}	mode to run mode. ⁽³⁾	MVR voltage	Flash in operating mode ⁽⁵⁾	wakeup)	48 ⁽⁶⁾	-	μs
		regulator off ⁽⁴⁾	Flash in power-down mode ⁽⁵⁾		50 ⁽⁶⁾	-	
Wakeup time from halt		Flash in operating	mode ⁽⁵⁾	•	52	-	
t _{WU(H)}	mode to run mode ⁽³⁾	Flash in power-do	own mode ⁽⁵⁾		54	-	

^{1.} Data guaranteed by design.

56/103 DS7147 Rev 10



^{2.} $t_{WU(WFI)} = 2 \times 1/f_{master} + 7 \times 1/f_{CPU}$

^{3.} Measured from interrupt event to interrupt vector fetch.

^{4.} Configured by the REGAH bit in the CLK_ICKR register.

^{5.} Configured by the AHALT bit in the FLASH_CR1 register.

^{6.} Plus 1 LSI clock depending on synchronization.

Total current consumption and timing in forced reset state

Table 30. Total current consumption and timing in forced reset state

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
I _{DD(R)}	Supply current in reset state (2)	V _{DD} = 5 V	400	-	μA
	Supply current in reset state V	V _{DD} = 3.3 V	300	-	μΑ
t _{RESETBL}	Reset pin release to vector fetch	-	-	150	μs

^{1.} Data guaranteed by design.

Current consumption of on-chip peripherals

Subject to general operating conditions for V_{DD} and T_{A} . HSI internal RC/f_{CPU} = f_{MASTER} = 16 MHz, VDD = 5 V.

Table 31. Peripheral current consumption


Symbol	Parameter	Тур.	Unit
I _{DD(TIM1)}	TIM1 supply current (1)	210	
I _{DD(TIM2)}	TIM2 supply current (1)	130	
I _{DD(TIM4)}	TIM4 timer supply current (1)	50	
I _{DD(UART1)}	UART1 supply current ⁽¹⁾	120	
I _{DD(SPI)}	SPI supply current ⁽¹⁾	45	μΑ
I _{DD(I2C)}	I ² C supply current ⁽¹⁾	65	
I _{DD(ADC1)}	ADC1 supply current when converting ⁽¹⁾	1000	

Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.


^{2.} Characterized with all I/Os tied to V_{SS} .

Current consumption curves


The following figures show the typical current consumption measured with code executing in RAM.









DS7147 Rev 10 58/103














60/103 DS7147 Rev 10

9.3.3 **External clock sources and timing characteristics**

HSE user external clock

Subject to general operating conditions for V_{DD} and T_A.

Table 32. HSE user external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency		0	-	16	MHz
V _{HSEH} ⁽¹⁾	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD} + 0.3 V	V
V _{HSEL} ⁽¹⁾	OSCIN input pin low level voltage		V _{SS}	-	0.3 x V _{DD}	V
I _{LEAK_HSE}	OSCIN input leakage current	V _{SS} < V _{IN} < V _{DD}	-1	-	+1	μA

^{1.} Data based on characterization results.

External clock source **OSCIN** STM8 MS36489V2

Figure 17. HSE external clock source

HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{HSE}	External high speed oscillator frequency	-	1	-	16	MHz	
R _F	Feedback resistor	-	-	220	-	kΩ	
C ⁽¹⁾	Recommended load capacitance (2)	-	-	-	20	pF	
	HSE oscillator power consumption	C = 20 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.6 (stabilized) ⁽³⁾	mA	
IDD(HSE)	nse oscillator power consumption	C = 10 pF, f _{OSC} = 16 MHz	-	-	6 (startup) 1.2 (stabilized) ⁽³⁾	IIIA	
9 _m	Oscillator transconductance	-	5	-	-	mA/V	
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms	

Table 33. HSE oscillator characteristics

- 1. C is approximately equivalent to 2 x crystal Cload.
- The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details
- 3. Data based on characterization results.
- 4. $t_{SU(HSE)}$ is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.




Figure 18. HSE oscillator circuit diagram

HSE oscillator critical g_m formula

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$

R_m: Notional resistance (see crystal specification)

L_m: Notional inductance (see crystal specification)

C_m: Notional capacitance (see crystal specification)

Co: Shunt capacitance (see crystal specification)

C_{L1}=C_{L2}=C: Grounded external capacitance

g_m >> g_{mcrit}

9.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for V_{DD} and T_{A} .

High speed internal RC oscillator (HSI)

Table 34. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz
ACC _{HSI}	Accuracy of HSI oscillator	User-trimmed with the CLK_HSITRIMR register for given V _{DD} and T _A conditions ⁽¹⁾	-	-	1.0 ⁽²⁾	%
	Accuracy of HSI oscillator (factory calibrated)	$V_{DD} = 5 \text{ V},$ -40 °C ≤ T_A ≤ 85 °C	-5	-	5	
t _{su(HSI)}	HSI oscillator wakeup time including calibration	-	-	-	1.0 ⁽²⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption	-	-	170	250 ⁽³⁾	μΑ

See the application note.

^{2.} Guaranteed by design.

^{3.} Data based on characterization results.




Figure 19. Typical HSI frequency variation vs V_{DD} at 4 temperatures


Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and T_A.

Symbol Conditions Unit **Parameter** Min Max Тур Frequency 128 kHz f_{LSI} 7⁽¹⁾ LSI oscillator wakeup time μs t_{su(LSI)} LSI oscillator power consumption 5 μΑ I_{DD(LSI)}

Table 35. LSI oscillator characteristics

^{1.} Guaranteed by design.



64/103 DS7147 Rev 10

9.3.5 Memory characteristics

RAM and hardware registers

Table 36. RAM and hardware registers

Symbo	Parameter	Conditions	Min	Unit
V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V _{IT-max} ⁽²⁾	V

Minimum supply voltage without losing data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design.

Flash program memory and data EEPROM

General conditions: $T_A = -40$ to 85 °C.

Table 37. Flash program memory and data EEPROM

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max	Unit
V_{DD}	Operating voltage (all modes, execution/write/erase)	f _{CPU} ≤ 16 MHz	2.95	-	5.5	V
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 bytes/64 bytes)	-	-	6.0	6.6	ms
1 3	Fast programming time for 1 block (64 bytes)	-	-	3.0	3.3	ms
t _{erase}	Erase time for 1 block (64 bytes) -		-	3.0	3.3	ms
N	Erase/write cycles ⁽²⁾ (program memory)	T _ 05 °C	100	-	-	cycles
N _{RW}	Erase/write cycles ⁽²⁾ (data memory)	T _A = 85 °C	100 k	-	-	
	Data retention (program memory) after 100 erase/write cycles at T _A = 85 °C	T _{RFT} = 55° C	20	-	-	
t _{RET}	Data retention (data memory) after 10 k erase/write cycles at T _A = 85 °C		20	1	-	years
	Data retention (data memory) after 100 k erase/write cycles at T _A = 85 °C	T _{RET} = 85° C	1.0	-	-	
I _{DD}	Supply current (Flash programming or erasing for 1 to 128 bytes)	-	-	2.0	-	mA

^{1.} Data based on characterization results.

577

DS7147 Rev 10 65/103

^{2.} Refer to Table 20 on page 50 for the value of $V_{\text{IT-max}}$.

The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

9.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 38. I/O static characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage		-0.3	-	0.3 x V _{DD}	V
V _{IH}	Input high level voltage	V _{DD} = 5 V	0.7 x V _{DD}	-	V _{DD} + 0.3 V	V
V _{hys}	Hysteresis ⁽¹⁾		-	700	-	mV
R _{pu}	Pull-up resistor	V_{DD} = 5 V, V_{IN} = V_{SS}	30	55	80	kΩ
	Rise and fall time	Fast I/Os Load = 50 pF	-	-	20 ⁽²⁾	ns
t _R , t _F	(10% - 90%)	Standard and high sink I/Os Load = 50 pF	-	-	125 ⁽²⁾	ns
I _{Ikg}	Input leakage current, analog and digital	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ
I _{lkg ana}	Analog input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±250 ⁽³⁾	nA
I _{lkg(inj)}	Leakage current in adjacent I/O	Injection current ±4 mA	-	-	±1 ⁽³⁾	μΑ

^{1.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results.


47/

^{2.} Data guaranteed by design.

^{3.} Data based on characterization results.










Figure 23. Typical pull-up current vs $V_{\rm DD}$ @ 4 temperatures

1. The pull-up is a pure resistor (slope goes through 0).

Table 39. Output driving current (standard ports)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low level with 8 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	-	2	V
	Output low level with 4 pins sunk	I _{IO} = 4 mA, V _{DD} = 3.3 V	-	1 ⁽¹⁾	V
V _{OH}	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	2.8	-	V
	Output high level with 4 pins sourced	I _{IO} = 4 mA, V _{DD} = 3.3 V	2.1 ⁽¹⁾	-	V

^{1.} Data based on characterization results.

Table 40. Output driving current (true open drain ports)

Symbol	Parameter	Conditions	Max	Unit
		I _{IO} = 10 mA, V _{DD} = 5 V	1	
V _{OL}	Output low level with 2 pins sunk	I _{IO} = 10 mA, V _{DD} = 3.3 V	1.5 ⁽¹⁾	V
		I _{IO} = 20 mA, V _{DD} = 5 V	2 ⁽¹⁾	

Data based on characterization results.




Symbol Conditions Parameter Min Max Unit Output low level with 8 pins sunk I_{IO} = 10 mA, V_{DD} = 5 V 8.0 1.0⁽¹⁾ I_{IO} = 10 mA, V_{DD} = 3.3 V Output low level with 4 pins sunk V_{OL} $1.5^{(1)}$ I_{IO} = 20 mA, V_{DD} = 5 V Output low level with 4 pins sunk I_{IO} = 10 mA, V_{DD} = 5 V Output high level with 8 pins sourced 4.0 2.1⁽¹⁾ I_{IO} = 10 mA, V_{DD} = 3.3 V V_{OH} Output high level with 4 pins sourced 3.3⁽¹⁾ I_{IO} = 20 mA, V_{DD} = 5 V Output high level with 4 pins sourced

Table 41. Output driving current (high sink ports)

Typical output level curves

Figure 25 to *Figure 32* show typical output level curves measured with output on a single pin.



^{1.} Data based on characterization results.






Figure 25. Typ. $V_{OL} @ V_{DD} = 3.3 V$ (standard ports)





DS7147 Rev 10 70/103





Figure 27. Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V}$ (true open drain ports)











Figure 29. Typ. $V_{OL} @ V_{DD} = 3.3 V$ (high sink ports)














Figure 33. Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (high sink ports)

9.3.7 Reset pin characteristics

Subject to general operating conditions for $V_{\mbox{\scriptsize DD}}$ and $T_{\mbox{\scriptsize A}}$ unless otherwise specified.

Table 42. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ ¹⁾	Max	Unit
V _{IL(NRST)}	NRST input low level voltage (1)	-	-0.3 V	-	0.3 x V _{DD}	
V _{IH(NRST)}	NRST input high level voltage (1)	-	0.7 x V _{DD}	-	V _{DD} + 0.3	V
V _{OL(NRST)}	NRST output low level voltage (1)	I _{OL} = 2 mA	-	-	0.5	
R _{PU(NRST)}	NRST pull-up resistor (2)	-	30	55	80	kΩ
t _{IFP(NRST)}	NRST input filtered pulse (3)	-	-	-	75	ns
t _{INFP(NRST)}	NRST Input not filtered pulse (3)	-	500	-	-	ns
t _{OP(NRST)}	NRST output pulse (1)	-	20	-	-	μs

- 1. Data based on characterization results.
- 2. The $\rm R_{PU}$ pull-up equivalent resistor is based on a resistive transistor.
- 3. Data guaranteed by design.

Figure 34. Typical NRST V_{IL} and V_{IH} vs V_{DD} @ 4 temperatures






Figure 35. Typical NRST pull-up resistance vs V_{DD} @ 4 temperatures





The reset network shown in *Figure 37* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 38*. Otherwise the reset is not taken into account internally. For power consumption sensitive applications, the capacity of the external reset capacitor can be reduced to limit charge/discharge current. If the NRST signal is used to reset the external circuitry, care must be taken of the charge/discharge time of the external capacitor to fulfill the external device's reset timing conditions. The minimum recommended capacity is 10 nF.




Figure 37. Recommended reset pin protection

9.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under ambient temperature, f_{MASTER} frequency and V_{DD} supply voltage conditions. $t_{MASTER} = 1/f_{MASTER}$.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	0	8	MHz
1/t _{c(SCK)}	SF1 clock frequency	Slave mode	0	7	IVII IZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	25	
t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	4 x t _{MASTER}	-	
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	70	-	
t _{w(SCKH)} (1) t _{w(SCKL)} (1)	SCK high and low time	Master mode	t _{SCK} /2 - 15	t _{SCK} /2 + 15	
t _{su(MI)} (1)	Data input setup time	Master mode	5	-	
t _{su(MI)} (1) t _{su(SI)} (1)		Slave mode	5	-	
t _{h(MI)} (1) t _{h(SI)} (1)	Data input hold time	Master mode	7	-	ns
t _{h(SI)} (1)	Data input hold time	Slave mode	10	-	
t _{a(SO)} (1)(2)	Data output access time	Slave mode	-	3 x t _{MASTER}	
t _{dis(SO)} (1)(3)	Data output disable time	Slave mode	25	-	
t _{v(SO)} (1)	Data output valid time	Slave mode (after enable edge)	-	65	
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)	e edge) -		
t _{h(SO)} ⁽¹⁾	Data output hold time	Slave mode (after enable edge)	27	-	
t _{h(MO)} ⁽¹⁾	Data output hold time	Master mode (after enable edge)	11	-	

Table 43. SPI characteristics

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.





^{1.} Values based on design simulation and/or characterization results, and not tested in production.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

NSS input tc(SCK) th(NSS) ^ŧsu(NSS) CPHA=0 CPOL=0 ^tw(SCKH) ^tw(SCKL) CPHA=0 CPOL=1 tr(SCK) tv(SO) th(SO) ta(SO)tdis(SO) MISO MSB OUT BIT6 OUT LSB OUT OUTPUT tsu(SI) → MOSI MSB IN BIT1 IN LSB IN INPUT th(SI) ai14134c

Figure 38. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}.}$

57/




Figure 40. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD.}$



9.3.9 I²C interface characteristics

Table 44. I²C characteristics

Cumb al	Doromotor	Standard	mode I ² C	Fast mod	le I ² C ⁽¹⁾	Unit
Symbol	Parameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	116
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0(3)	-	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	21
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
C _b	Capacitive load for each bus line	-	400	_	400	pF

^{1.} f_{MASTER} , must be at least 8 MHz to achieve max fast I²C speed (400kHz)

^{2.} Data based on standard I²C protocol requirement, not tested in production

The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

^{4.} The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL




Figure 41. Typical application with I²C bus and timing diagram

1. Measurement points are made at CMOS levels: 0.3 x $\rm V_{DD}$ and 0.7 x $\rm V_{DD}$



9.3.10 10-bit ADC characteristics

Subject to general operating conditions for V_{DDA} , f_{MASTER} , and T_{A} unless otherwise specified.

Table 45. ADC characteristics

Symbol	Parameter	Conditions	Min	Min Typ Max		Unit	
f	ADC clock frequency V _{DDA} = 3 to 5.5 V		1	-	4	MHz	
f _{ADC}	ADC clock frequency	V _{DDA} = 4.5 to 5.5 V	1	-	6	1 IVITZ	
V _{AIN}	Conversion voltage range ⁽¹⁾	-	V_{SS}	-	V_{DD}	V	
C _{ADC}	Internal sample and hold capacitor	-	-	3	-	pF	
t _S ⁽¹⁾	Sampling time	f _{ADC} = 4 MHz	-	0.75	ı	116	
is.	Sampling time	f _{ADC} = 6 MHz	-	0.5	-	μs	
t _{STAB}	Wakeup time from standby	-	-	7	-	μs	
		f _{ADC} = 4 MHz		3.5		μs	
t _{CONV}	Total conversion time (including sampling time, 10-bit resolution)	f _{ADC} = 6 MHz	2.33		μs		
	, , , , , , , , , , , , , , , , , , , ,	-		14		1/f _{ADC}	

During the sample time the input capacitance C_{AIN} (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S. After the end of the sample time t_S, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.

Table 46. ADC accuracy with R_{AIN} < 10 k Ω , V_{DD} = 5 V

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
	f _{ADC} = 2 MHz		1.6	3.5	
E _T	Total unadjusted error (2)	f _{ADC} = 4 MHz	2.2	4	
		f _{ADC} = 6 MHz	2.4	4.5	
		f _{ADC} = 2 MHz	1.1	2.5	
E _O	Offset error (2)	f _{ADC} = 4 MHz	1.5	3	
		f _{ADC} = 6 MHz	1.8	3	
	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.5	3	
E _G		f _{ADC} = 4 MHz	2.1	3	LSB
		f _{ADC} = 6 MHz	2.2	4	
		f _{ADC} = 2 MHz	0.7	1.5	
E _D	Differential linearity error (2)	f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 6 MHz	0.7	1.5	
		f _{ADC} = 2 MHz	0.6	1.5	
E _L	Integral linearity error (2)	f _{ADC} = 4 MHz	0.8	2	
		f _{ADC} = 6 MHz	0.8	2	



- 1. Data based on characterization results.
- 2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and Σ I_{INJ(PIN)} in Section 9.3.6 does not affect the ADC accuracy.

Table 47. ADC accuracy with R_{AIN} < 10 k Ω R_{AIN} , V_{DD} = 3.3 V

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
IE I	Total unadjusted error ⁽²⁾	f _{ADC} = 2 MHz	1.6	3.5	
E _T	Total unaujusted error	f _{ADC} = 4 MHz	1.9	4	
IE.I	Offset error ⁽²⁾	f _{ADC} = 2 MHz	1	2.5	
E _O	Oliset ellor	f _{ADC} = 4 MHz	1.5	2.5	
IE.I	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.3	3	LSB
E _G	Gain enor	f _{ADC} = 4 MHz	2	3	LOD
IE I	Differential linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.7	1.0	
E _D	Differential lifearity error	f _{ADC} = 4 MHz	0.7	1.5	
IE I	Integral linearity error ⁽²⁾	f _{ADC} = 2 MHz	0.6	1.5	
E _L	Integral linearity error	f _{ADC} = 4 MHz	0.8	2	

- 1. Data based on characterization results.
- ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 9.3.6 does not affect the ADC accuracy.



DS7147 Rev 10 83/103




Figure 42. ADC accuracy characteristics

- 1. Example of an actual transfer curve.
- The ideal transfer curve
- End point correlation line

 E_T = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves.

 E_O = Offset error: deviation between the first actual transition and the first ideal one.

 E_G = Gain error: deviation between the last ideal transition and the last actual one.

 E_D = Differential linearity error: maximum deviation between actual steps and the ideal one.

 E_L = Integral linearity error: maximum deviation between any actual transition and the end point correlation




Figure 43. Typical application with ADC

9.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- · Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 48. EMS data

Symbol	Parameter	Conditions	Level/class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$\begin{split} V_{DD} &= 3.3 \text{ V, T}_{A} = 25 \text{ °C,} \\ f_{MASTER} &= 16 \text{ MHz,} \\ \text{conforming to IEC 61000-4-2} \end{split}$	2B ⁽¹⁾
V _{EFTB}	Fast transient voltage burst limits to be applied through 100pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$\begin{split} V_{DD} &= 3.3 \text{ V, T}_{A} = 25 \text{ °C,} \\ f_{MASTER} &= 16 \text{ MHz,} \\ \text{conforming to IEC 61000-4-4} \end{split}$	4A ⁽¹⁾

Data obtained with HSI clock configuration, after applying HW recommendations described in AN2860 -EMC guidelines for STM8Smicrocontrollers.



DS7147 Rev 10 85/103

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

Conditions $\rm Max \; f_{HSE}/f_{CPU}^{(1)}$ **Symbol Parameter** Unit Monitored **General conditions** 16 MHz/ 16 MHz/ frequency band 8 MHz 16 MHz 0.1 MHz to 30 MHz 5 5 $V_{DD} = 5 V$ T_A = 25 °C Peak level 30 MHz to 130 MHz 4 5 dB_µV LQFP32 package S_{EMI} 130 MHz to 1 GHz 5 5 conforming to IEC 61967-2 FMI level 2.5 2.5

Table 49. EMI data

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (one positive then one negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: the Human Body Model (HBM). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Symbol Ratings		Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
	V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A = 25°C, conforming to JESD22-A114	Α	4000	٧
	V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	T _A = 25°C, conforming to JESD22-C101	IV	1000	٧

Table 50. ESD absolute maximum ratings



^{1.} Data based on characterization results.

^{1.} Data based on characterization results.

Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance:

- A supply overvoltage (applied to each power supply pin)
- A current injection (applied to each input, output and configurable I/O pin) is performed on each sample.

This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 51. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latch-up class	T _A = 25 °C	Α
	Static lateri-up class	T _A = 85 °C	Α

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).




DS7147 Rev 10 87/103

10 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at www.st.com. ECOPACK® is an ST trademark.

10.1 LQFP32 package information



1. Drawing is not to scale.




Table 52. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP32

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 46. LQFP32 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



10.2 TSSOP20 package information

Figure 47. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 53. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data

Compleal	millimeters				inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

57

DS7147 Rev 10 91/103

^{2.} Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.

Dimension "E1" does not include interlead Flash or protrusions. Interlead Flash or protrusions shall not exceed 0.25mm per side.




Figure 48. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint

1. Dimensions are expressed in millimeters.

Device marking for TSSOP20

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





Figure 49. TSSOP20 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



10.3 UFQFPN20 package information

Figure 50. UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.

Table 54. UFQFPN20 - 20-lead, 3 x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data


Cymphal	millimeters			inches ⁽¹⁾				
Symbol	Min	Тур	Max	Min	Тур	Max		
А	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
A3	-	0.152	-	-	0.060	-		
D	2.900	3.000	3.100	0.1142	0.1181	0.1220		
D1	-	2.000	-	-	0.0790	-		
E	2.900	3.000	3.100	0.1142	0.1181	0.1220		
E1	-	2.000	-	-	0.07905	-		
L1	0.500	0.550	0.600	0.0197	0.0217	0.0236		
L2	0.300	0.350	0.400	0.0118	0.0138	0.0157		
L3	-	0.200	-	-	0.0079	-		
L5	-	0.150	-	-	0.0059	-		

Table 54. UFQFPN20 - 20-lead, 3 x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 51. UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for UFQFPN20

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 52. UFQFPN20 marking example (package top view)

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

90

10.4 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in *Table 19: General operating conditions*.

The maximum chip-junction temperature, T_{Jmax}, in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T_{Amax} is the maximum ambient temperature in ° C
- \bullet $\quad \Theta_{JA}$ is the package junction-to-ambient thermal resistance in $^{\circ}$ C/W
- P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$ represents the maximum power dissipation on output pins, where: $P_{I/Omax} = \Sigma (V_{OL}*I_{OL}) + \Sigma ((V_{DD}-V_{OH})*I_{OH})$, and taking account of the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

 Symbol
 Parameter
 Value
 Unit

 Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm
 60

 Thermal resistance junction-ambient TSSOP20 - 4.4 mm
 84
 °C/W

Table 55. Thermal characteristics⁽¹⁾

Thermal resistance junction-ambient

UFQFPN20 -3 x 3 mm

10.4.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.



Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

10.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see *Figure 53: STM8S003F3/K3 value line ordering information scheme*⁽¹⁾).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature T_{Amax}= 75 °C (measured according to JESD51-2)
- I_{DDmax} = 8 mA, V_{DD} = 5.0 V
- Maximum 20 I/Os used at the same time in output at low level with

$$I_{OL}$$
 = 8 mA, V_{OL} = 0.4 V

 $P_{INTmax} = 8 \text{ mA } x 5.0 \text{ V} = 400 \text{ mW}$

 P_{Dmax} = 400 mW + 64 mW

Thus: P_{Dmax} = 464 mW

Using the values obtained in Section Table 55.: Thermal characteristics T_{Jmax} is calculated as follows for LQFP32 7 x 7 mm = 60 °C/W:

$$T_{Jmax}$$
 = 75 °C + (60 °C/W x 464 mW) = 75 °C + 27.8 °C = 102.8 °C

This is within the range of the suffix 6 version parts (-40 < T_J < 105 °C).


In this case, parts must be ordered at least with the temperature range suffix 6.



97/103

11 Ordering information

Figure 53. STM8S003F3/K3 value line ordering information scheme⁽¹⁾



- For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.
- 2. Refer to Table 1: STM8S003F3/K3 value line features for detailed description.
- 3. TSSOP and UFQFPN packages.
- 4. LQFP package.

57

12 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

12.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

STice key features

- Occurrence and time profiling and code coverage (new features)
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Program and data trace recording up to 128 KB records
- Read/write on the fly of memory during emulation
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components users need to meet their development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

57

DS7147 Rev 10 99/103

12.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8. A free version that outputs up to 16 Kbytes of code is available.

12.2.1 STM8 toolset

STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

ST Visual Develop - Full-featured integrated development environment from ST, featuring

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

ST Visual Programmer (STVP) – Easy-to-use, unlimited graphical interface allowing read, write and verify the user STM8 microcontroller Flash program memory, data EEPROM and option bytes. STVP also offers project mode for saving programming configurations and automating programming sequences.

12.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of user application directly from an easy-to-use graphical interface.

Available toolchains include:

- **Cosmic C compiler for STM8** One free version that outputs up to 16 Kbytes of code is available. For more information, see www.cosmic-software.com.
- Raisonance C compiler for STM8 One free version that outputs up to 16 Kbytes of code. For more information, see www.raisonance.com.
- **STM8 assembler linker** Free assembly toolchain included in the STVD toolset, which allows users to assemble and link the user application source code.

12.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on user application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the user STM8.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.



13 Revision history

Table 56. Document revision history

Date	Revision	Changes
12-Jul-2011	1	Initial release.
09-Jan-2012	2	Added N _{RW} and t _{RET} for data EEPROM in <i>Table:</i> Flash program memory and data EEPROM. Updated R _{PU} in <i>Table: NRST pin characteristics</i> and <i>Table: I/O static characteristics</i> . Updated notes related to V _{CAP} in <i>Table: General operating conditions</i> .
12-Jun-2012	3	Updated temperature condition for factory calibrated ACC _{HSI} in <i>Table: HSI oscillator characteristics</i> . Changed SCK input to SCK output in <i>Figure: SPI timing diagram - master mode</i> . Modified <i>Figure: 20-lead, ultra thin, fine pitch quad flat no-lead package outline (3 x 3)</i> to add the package top view.
18-Dec-2014	4	Updated the package information for the 20-pin TSSOP and the 20-pin UFQFPN.
21-Apr-2015	5	 Added package marking examples in Section: Package information: - Figure: LQFP32 marking example (package top view), - Figure: TSSOP20 marking example (package top view), - Figure: UFQFPN20 marking example (package top view).
26-Jun-2015	6	Addition of the footnotes about D and E1 dimensions to Table 53: TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data. Update of the standard for EMI characteristics in Section : Electromagnetic interference (EMI).
23-Sep-2015	7	Correction of UART peripheral in Figure 1: STM8S003F3/K3 value line block diagram.
20-Apr-2016	8	Corrected text strings in Figure 10: External capacitor C _{EXT} and Figure 37: Recommended reset pin protection PB4 line PP column value corrected in Table 5: STM8S003K3 descriptions PD1 line "floating" and "wpu" column values corrected in Table 6: STM8S003F3 pin description SPI_RXCRCR and SPI_TXCRCR reset values corrected in Table 9: General hardware register map

Table 56. Document revision history (continued)

Date	Revision	Changes
03-May-2017	9	Updated: — All table footnotes from "Guaranteed by design, not tested in production" to "Guaranteed by design" and "Data based on characterization results, not tested in production" to "Data based on characterization results" — Section 9.2: Absolute maximum ratings — Section: Device marking for LQFP32 on page 90 — Section: Device marking for TSSOP20 on page 92 — Section: Device marking for UFQFPN20 on page 95 — Table 54: UFQFPN20 - 20-lead, 3 x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data — Figure 50: UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline — Figure 17: HSE external clock source was centered into the frame.
30-Aug-2018	10	Updated: - Table 34: HSI oscillator characteristics

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



DS7147 Rev 10 103/103