## STM8L051F3




# Value Line, 8-bit ultralow power MCU, 8-KB Flash, 256-byte data EEPROM, RTC, timers, USART, I2C, SPI, ADC

Datasheet - production data

#### **Features**

- Operating conditions
  - Operating power supply: 1.8 V to 3.6 V
     Temperature range: -40 °C to 85 °C
- Low power features
  - 5 low power modes: Wait, Low power run (5.1 μA), Low power wait (3 μA), Active-halt with RTC (1.3 μA), Halt (350 nA)
  - Ultra-low leakage per I/0: 50 nA
  - Fast wakeup from Halt: 5 μs
- Advanced STM8 core
  - Harvard architecture and 3-stage pipeline
  - Max freq: 16 MHz, 16 CISC MIPS peak
  - Up to 40 external interrupt sources
- Reset and supply management
  - Low power, ultra-safe BOR reset with 5 selectable thresholds
  - Ultra low power POR/PDR
  - Programmable voltage detector (PVD)
- Clock management
  - 32 kHz and 1 to 16 MHz crystal oscillators
  - Internal 16 MHz factory-trimmed RC
  - Internal 38 kHz low consumption RC
  - Clock security system
- Low power RTC
  - BCD calendar with alarm interrupt
  - Digital calibration with +/- 0.5 ppm accuracy
  - LSE security system
  - Auto-wakeup from Halt w/ periodic interrupt
- Memories
  - 8 Kbytes of Flash program memory and 256 bytes of data EEPROM with ECC
  - Flexible write and read protection modes
  - 1 Kbyte of RAM



#### DMA

- 4 channels supporting ADC, SPI, I2C, USART, timers
- 1 channel for memory-to-memory
- 12-bit ADC up to 1 Msps/28 channels
  - Internal reference voltage
- Timers
  - Two 16-bit timers with 2 channels (used as IC, OC, PWM), quadrature encoder
  - One 8-bit timer with 7-bit prescaler
  - 2 watchdogs: 1 Window, 1 Independent
  - Beeper timer with 1, 2 or 4 kHz frequencies
- Communication interfaces
  - Synchronous serial interface (SPI)
  - Fast I<sup>2</sup>C 400 kHz SMBus and PMBus
  - USART
- Up to 18 I/Os, all mappable on interrupt vectors
- Development support
  - Fast on-chip programming and nonintrusive debugging with SWIM
  - Bootloader using USART

Contents STM8L051F3

## **Contents**

1	Intro	duction {	3
2	Desc	eription	9
	2.1	Device overview	O
	2.2	Ultra low power continuum	1
3	Func	tional overview	2
	3.1	Low power modes	3
	3.2	Central processing unit STM814	4
		3.2.1 Advanced STM8 Core	4
		3.2.2 Interrupt controller	4
	3.3	Reset and supply management	5
		3.3.1 Power supply scheme19	5
		3.3.2 Power supply supervisor	5
		3.3.3 Voltage regulator	5
	3.4	Clock management	3
	3.5	Low power real-time clock	3
	3.6	Memories	3
	3.7	DMA 18	3
	3.8	Analog-to-digital converter	3
	3.9	System configuration controller and routing interface	9
	3.10	Timers	
		3.10.1 16-bit general purpose timers (TIM2, TIM3)	9
		3.10.2 8-bit basic timer (TIM4)	
	3.11	Watchdog timers	9
		3.11.1 Window watchdog timer	0
		3.11.2 Independent watchdog timer	0
	3.12	Beeper 20	O
	3.13	Communication interfaces	C
		3.13.1 SPI	0
		3.13.2 I <sup>2</sup> C	0
		3.13.3 USART	1
	3.14	Infrared (IR) interface	1

	3.15	Develo	pment support	21
4	Pin d	lescript	ion	23
	4.1	System	configuration options	25
5	Mem	ory and	register map	26
	5.1	Memor	y mapping	26
	5.2	Registe	er map	27
6	Inter	rupt ved	ctor mapping	40
7	Optio	on bytes	S	42
8	Elect	rical pa	rameters	45
	8.1	Parame	eter conditions	45
		8.1.1	Minimum and maximum values	. 45
		8.1.2	Typical values	. 45
		8.1.3	Typical curves	. 45
		8.1.4	Loading capacitor	. 45
		8.1.5	Pin input voltage	. 46
	8.2	Absolu	te maximum ratings	46
	8.3	Operat	ing conditions	48
		8.3.1	General operating conditions	. 48
		8.3.2	Embedded reset and power control block characteristics	. 49
		8.3.3	Supply current characteristics	. 50
		8.3.4	Clock and timing characteristics	. 60
		8.3.5	Memory characteristics	. 65
		8.3.6	I/O current injection characteristics	. 65
		8.3.7	I/O port pin characteristics	. 66
		8.3.8	Communication interfaces	. 74
		8.3.9	Embedded reference voltage	. 79
		8.3.10	12-bit ADC1 characteristics	. 80
		8.3.11	EMC characteristics	. 86
9	Pack	age cha	racteristics	88
	9.1	ECOPA	ACK	88
	9.2	Packag	je mechanical data	89

Contents STM8L051F3

	9.3		20-lead thin shrink small package (TSSOP20)	
10	Devic	e orderi	ing information	<b>)</b> 1
11	Revis	sion hist	orv	92

STM8L051F3 List of tables

## List of tables

Table 1.	Low density value line STM8L05xxx low power device features and peripheral counts	. 10
Table 2.	Timer feature comparison	
Table 3.	Legend/abbreviation for <i>Table 4</i>	. 24
Table 4.	Low density value line STM8L05xxx pin description	. 24
Table 5.	Flash and RAM boundary addresses	27
Table 6.	I/O port hardware register map	. 27
Table 7.	General hardware register map	
Table 8.	CPU/SWIM/debug module/interrupt controller registers	38
Table 9.	Interrupt mapping	40
Table 10.	Option byte addresses	42
Table 11.	Option byte description	43
Table 12.	Voltage characteristics	46
Table 13.	Current characteristics	47
Table 14.	Thermal characteristics	47
Table 15.	General operating conditions	48
Table 16.	Embedded reset and power control block characteristics	49
Table 17.	Total current consumption in Run mode	51
Table 18.	Total current consumption in Wait mode	53
Table 19.	Total current consumption and timing in Low power run mode at VDD = 1.8 V to	
	3.6 V	. 55
Table 20.	Total current consumption in Low power wait mode at VDD = 1.8 V to 3.6 V	56
Table 21.	Total current consumption and timing in Active-halt mode at VDD = 1.8 V to 3.6 V	. 57
Table 22.	Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal	. 57
Table 23.	Total current consumption and timing in Halt mode at VDD = 1.8 to 3.6 V	. 58
Table 24.	Peripheral current consumption	. 59
Table 25.	Current consumption under external reset	. 59
Table 26.	HSE external clock characteristics	60
Table 27.	LSE external clock characteristics	
Table 28.	HSE oscillator characteristics	
Table 29.	LSE oscillator characteristics	
Table 30.	HSI oscillator characteristics	
Table 31.	LSI oscillator characteristics	
Table 32.	RAM and hardware registers	
Table 33.	Flash program and data EEPROM memory	
Table 34.	I/O current injection susceptibility	
Table 35.	I/O static characteristics	
Table 36.	Output driving current (high sink ports)	
Table 37.	Output driving current (true open drain ports)	
Table 38.	Output driving current (PA0 with high sink LED driver capability)	
Table 39.	NRST pin characteristics	
Table 40.	SPI1 characteristics	
Table 41.	I <sup>2</sup> C characteristics	
Table 42.	Reference voltage characteristics	
Table 43.	ADC1 characteristics	
Table 44.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	
Table 45.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	
Table 46.	ADC1 accuracy with VDDA = VREF <sub>+</sub> = 1.8 V to 2.4 V	
Table 47.	$R_{AIN}$ max for $f_{ADC} = 16$ MHz	. 84

List of tables STM8L051F3

Table 48	EMS data	86
	EMI data	
	ESD absolute maximum ratings	
	Electrical sensitivities	
Table 52.	TSSOP20 20-lead thin shrink small package, mechanical data	. 89
	Thermal characteristics	
Table 54.	Document revision history	. 92

STM8L051F3 List of figures

## **List of figures**

Figure 1.	Low density value line STM8L05xxx device block diagram	. 12
Figure 2.	Low density value line STM8L05xxx clock tree diagram	17
Figure 3.	STM8L051F3 20-pin TSSOP20 package pinout	23
Figure 4.	Memory map	
Figure 5.	Pin loading conditions	
Figure 6.	Pin input voltage	
Figure 7.	POR/BOR thresholds	
Figure 8.	Typ. IDD(RUN) vs. VDD, fCPU = 16 MHz	
Figure 9.	Typ. IDD(Wait) vs. VDD, fCPU = 16 MHz 1)	
Figure 10.	Typ. IDD(LPR) vs. VDD (LSI clock source)	
Figure 11.	Typ. IDD(LPW) vs. VDD (LSI clock source)	
Figure 12.	HSE oscillator circuit diagram	
Figure 13.	LSE oscillator circuit diagram	
Figure 14.	Typical HSI frequency vs. V <sub>DD</sub>	
Figure 15.	Typical LSI frequency vs. VDD	
Figure 16.	Typical VIL and VIH vs. VDD (high sink I/Os)	
Figure 17.	Typical VIL and VIH vs. VDD (true open drain I/Os)	
Figure 18.	Typical pull-up resistance R <sub>PU</sub> vs. V <sub>DD</sub> with VIN=VSS	69
Figure 19.	Typical pull-up current I <sub>pu</sub> vs. V <sub>DD</sub> with VIN=VSS	
Figure 20.	Typ. VOL @ VDD = 3.0 V (high sink ports)	
Figure 21.	Typ. VOL @ VDD = 1.8 V (high sink ports)	
Figure 22.	Typ. VOL @ VDD = 3.0 V (true open drain ports)	
Figure 23.	Typ. VOL @ VDD = 1.8 V (true open drain ports)	
Figure 24.	Typ. VDD - VOH @ VDD = 3.0 V (high sink ports)	
Figure 25.	Typ. VDD - VOH @ VDD = 1.8 V (high sink ports)	
Figure 26.	Typical NRST pull-up resistance R <sub>PU</sub> vs. V <sub>DD</sub>	
Figure 27.	Typical NRST pull-up current I <sub>pu</sub> vs. V <sub>DD</sub>	
Figure 28.	Recommended NRST pin configuration	
Figure 29.	SPI1 timing diagram - slave mode and CPHA=0	75
Figure 30.	SPI1 timing diagram - slave mode and CPHA=1 <sup>(1)</sup>	
Figure 31.	SPI1 timing diagram - master mode	
Figure 32.	Typical application with I2C bus and timing diagram 1)	
Figure 33.	ADC1 accuracy characteristics	
Figure 34.	Typical connection diagram using the ADC	83
Figure 35.	Maximum dynamic current consumption on V <sub>REF+</sub> supply pin during ADC conversion	84
Figure 36.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 37.	Power supply and reference decoupling (VREF+ connected to VDDA)	
Figure 38.	TSSOP20 20-lead thin shrink small package outline	
Figure 39.	TSSOP20 recommended footprint	
Figure 40	Low density value line STM8L051E3 ordering information scheme	

Introduction STM8L051F3

#### 1 Introduction

This document describes the features, pinout, mechanical data and ordering information for the low density value line STM8L051F3 microcontroller with 8-Kbyte Flash memory density.

For further details on the whole STMicroelectronics low density family please refer to Section 2.2: Ultra low power continuum.

For detailed information on device operation and registers, refer to the reference manual (RM0031).

For information on to the Flash program memory and data EEPROM, refer to the programming manual (PM0054).

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, refer to the STM8 CPU programming manual (PM0044).

Low density value line devices provide the following benefits:

- Integrated system
  - 8 Kbytes of low-density embedded Flash program memory
  - 256 bytes of data EEPROM
  - 1 Kbyte of RAM
  - Internal high-speed and low-power low speed RC
  - Embedded reset
- Ultra low power consumption
  - 1 µA in Active-halt mode
  - Clock gated system and optimized power management
  - Capability to execute from RAM for Low power wait mode and Low power run mode
- Advanced features
  - Up to 16 MIPS at 16 MHz CPU clock frequency
  - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access
- Short development cycles
  - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals
  - Wide choice of development tools

These features make the value line STM8L05xxx ultra low power microcontroller family suitable for a wide range of consumer and mass market applications.

Refer to *Table 1: Low density value line STM8L05xxx low power device features and peripheral counts* and *Section 3: Functional overview* for an overview of the complete range of peripherals proposed in this family.

Figure 1 shows the block diagram of the low density value line STM8L05xxx family.

STM8L051F3 Description

## 2 Description

The low density value line STM8L05xxx devices are members of the STM8L ultra low power 8-bit family.

The value line STM8L05xxx ultra low power family features an enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultra-fast Flash programming.

Low density value line STM8L05xxx microcontrollers feature embedded data EEPROM and low power, low-voltage, single-supply program Flash memory.

The devices incorporate an extensive range of enhanced I/Os and peripherals, a 12-bit ADC, a real-time clock, two 16-bit timers, one 8-bit timer, as well as standard communication interfaces such as an SPI, an I<sup>2</sup>C interface, and one USART.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

All value line STM8L ultra low power products are based on the same architecture with the same memory mapping and a coherent pinout.

Description STM8L051F3

## 2.1 Device overview

Table 1. Low density value line STM8L05xxx low power device features and peripheral counts

Featu	ires	STM8L051F3					
Flash (Kbytes	)	8					
Data EEPRON	VI (Bytes)	256					
RAM (Kbytes)		1					
Timers	Basic	1 (8-bit)					
Timers	General purpose	2 (16-bit)					
_	SPI	1					
Communicati on interfaces	I2C	1					
	USART	1					
GPIOs		18 <sup>(1)</sup>					
12-bit synchro (number of ch		1 (10)					
Others		RTC, window watchdog, independent watchdog, 16-MHz and 32-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillator					
CPU frequence	у	16 MHz					
Operating volt	age	1.8 to 3.6 V					
Operating tem	perature	− 40 to +85 °C					
Package		TSSOP20					

The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

STM8L051F3 Description

#### 2.2 Ultra low power continuum

The ultra low power value line STM8L05xxx and STM8L15xxx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the STM8L family, the devices are part of STMicroelectronics microcontrollers ultra low power strategy which also includes STM8L101xx and STM32L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra-low leakage process.

Note: 1 The STM8L05xxx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.

#### **Performance**

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex<sup>™</sup>-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra low power performance to range from 5 up to 33.3 DMIPs.

#### **Shared peripherals**

STM8L05xx, STM8L15xx and STM32L15xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripheral: ADC1
- Digital peripherals: RTC and some communication interfaces

#### Common system strategy

To offer flexibility and optimize performance, the STM8L and STM32L devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V
- Architecture optimized to reach ultra low consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy for both STM8L and STM32L including power-on reset, power-down reset, brownout reset and programmable voltage detector.

#### **Features**


ST ultra low power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes

**Functional overview** STM8L051F3

#### 3 **Functional overview**

Low density value line STM8L05xxx device block diagram Figure 1.



Legend:
ADC: Analog-to-digital converter
BOR: Brownout reset
DMA: Direct memory access
I<sup>2</sup>C: Inter-integrated circuit multimaster interface
IWDG: Independent watchdog
POR/PDR: Power-on reset / power-down reset

RTC: Real-time clock SPI: Serial peripheral interface

SWIM: Single wire interface module USART: Universal synchronous asynchronous receiver transmitter WWDG: Window watchdog

STM8L051F3 Functional overview

#### 3.1 Low power modes

The low density value line STM8L05xxx devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Wait mode: The CPU clock is stopped, but selected peripherals keep running. An
  internal or external interrupt or a Reset can be used to exit the microcontroller from
  Wait mode (WFE or WFI mode).
- Low power run mode: The CPU and the selected peripherals are running. Execution
  is done from RAM with a low speed oscillator (LSI or LSE). Flash memory and data
  EEPROM are stopped and the voltage regulator is configured in ultra low power mode.
  The microcontroller enters Low power run mode by software and can exit from this
  mode by software or by a reset.
  - All interrupts must be masked. They cannot be used to exit the microcontroller from this mode.
- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1) and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.
  All interrupts must be masked. They cannot be used to exit the microcontroller from this mode.
- Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup can be triggered by RTC interrupts, external interrupts or reset.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 µs.

Functional overview STM8L051F3

#### 3.2 Central processing unit STM8

#### 3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

#### **Architecture and registers**

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64-Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

#### Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

#### Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

#### 3.2.2 Interrupt controller

The low density value line STM8L05xxx features a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 17 external interrupt sources on 11 vectors
- Trap and reset interrupts

STM8L051F3 Functional overview

#### 3.3 Reset and supply management

#### 3.3.1 Power supply scheme

The device requires a 1.8 V to 3.6 V operating supply voltage ( $V_{DD}$ ). The external power supply pins must be connected as follows:

- $V_{SS1}$ ;  $V_{DD1} = 1.8$  to 3.6 V: external power supply for I/Os and for the internal regulator. Provided externally through  $V_{DD1}$  pins, the corresponding ground pin is  $V_{SS1}$ .
- V<sub>SSA</sub>; V<sub>DDA</sub> = 1.8 to 3.6 V: external power supplies for analog peripherals. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD1</sub> and V<sub>SS1</sub>, respectively.
- V<sub>SS2</sub>; V<sub>DD2</sub> = 1.8 to 3.6 V: external power supplies for I/Os. V<sub>DD2</sub> and V<sub>SS2</sub> must be connected to V<sub>DD1</sub> and V<sub>SS1</sub>, respectively.
- V<sub>REF+</sub>, V<sub>REF-</sub> (for ADC1): external reference voltage for ADC1. Must be provided externally through V<sub>REF+</sub> and V<sub>REF-</sub> pin.

#### 3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. When the microcontroller operates between 1.8 and 3.6 V, BOR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains in reset state when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.3.3 Voltage regulator

The low density value line STM8L05xxx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

Functional overview STM8L051F3

#### 3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

#### **Features**

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register.
- Clock management: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock sources: four different clock sources can be used to drive the system clock:
  - 1-16 MHz High speed external crystal (HSE)
  - 16 MHz High speed internal RC oscillator (HSI)
  - 32.768 Low speed external crystal (LSE)
  - 38 kHz Low speed internal RC (LSI)
- RTC clock sources: the above four sources can be chosen to clock the RTC whatever the system clock.
- Startup clock: After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If a HSE clock failure occurs, it is automatically switched to HSI.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.

STM8L051F3 Functional overview




Figure 2. Low density value line STM8L05xxx clock tree diagram

The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to Section LSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

Functional overview STM8L051F3

#### 3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61  $\mu$ s) is from min. 122  $\mu$ s to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year

#### 3.6 Memories

The low density value line STM8L05xxx devices have the following main features:

- Up to 1 Kbyte of RAM
- The non-volatile memory is divided into three arrays:
  - 8 Kbytes of low-density embedded Flash program memory
  - 256 bytes of Data EEPROM
  - Option bytes

The EEPROM embeds the error correction code (ECC) feature.

The option byte protects part of the Flash program memory from write and readout piracy.

#### 3.7 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, I2C1, SPI1, USART1, and the three timers.

## 3.8 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 10 channels (including 1 fast channel) and internal reference voltage
- Conversion time down to 1 µs with f<sub>SYSCLK</sub>= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer

Note: ADC1 can be served by DMA1.

STM8L051F3 Functional overview

### 3.9 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface controls the routing of internal analog signals to ADC1 and the internal reference voltage  $V_{\mbox{\scriptsize REFINT}}$ .

#### 3.10 Timers

Low density value line STM8L05xxx devices contain two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

*Table 2* compares the features of the advanced control, general-purpose and basic timers.

Table 2. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	up/down	Any power of 2		2	
TIM3	10-011	up/down	from 1 to 128	Yes	2	None
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0	

#### 3.10.1 16-bit general purpose timers (TIM2, TIM3)

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

#### 3.10.2 8-bit basic timer (TIM4)

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow.

## 3.11 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Functional overview STM8L051F3

#### 3.11.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

#### 3.11.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

#### 3.12 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

#### 3.13 Communication interfaces

#### 3.13.1 SPI

The serial peripheral interfaces (SPI1) provide half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f<sub>SYSCLK</sub>/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.

#### 3.13.2 I<sup>2</sup>C

The I<sup>2</sup>C bus interface (I2C1) provides multi-master capability, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz
- 7-bit and 10-bit addressing modes
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note:  $l^2C1$  can be served by the DMA1 Controller.

STM8L051F3 Functional overview

#### 3.13.3 USART

The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1 can be served by the DMA1 Controller.

#### 3.14 Infrared (IR) interface

The low density STM8L05xxx devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

## 3.15 Development support

#### **Development tools**

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

#### Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

Functional overview STM8L051F3

#### **Bootloader**

22/93


The low density value line STM8L05xxx ultra low power devices feature a built-in bootloader (see *UM0560: STM8 bootloader user manual*).

The bootloader is used to download application software into the device memories, including RAM, program and data memory, using standard serial interfaces. It is a complementary solution to programming via the SWIM debugging interface.

STM8L051F3 Pin description

## 4 Pin description

Figure 3. STM8L051F3 20-pin TSSOP20 package pinout



Pin description STM8L051F3

Table 3. Legend/abbreviation for *Table 4* 

Туре	I= input, O = output, S = power supply							
Level	Output	HS = high sink/source (20 mA)						
Level	Input	FT - five volt tolerant						
Port and control	Input float = floating, wpu = weak pull-up							
configuration	Output	t T = true open drain, OD = open drain, PP = push pull						
Reset state	Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state).							

Table 4. Low density value line STM8L05xxx pin description

	e 4. Low delisity value in											
pin n°				li	npu	t	0	utpu	ıt	= -		
TSSOP20	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	ао	Ь	Main function (after reset)	Default alternate function	
4	NRST/PA1 <sup>(1)</sup>	I/O			X		HS		Χ	Reset	PA1	
5	PA2/OSC_IN/[USART_TX] <sup>(2)</sup> / [SPI_MISO] <sup>(2)</sup>	I/O		X	X	X	HS	X	Х	Port A2	HSE oscillator input / [USART transmit] / [SPI master in- slave out]	
6	PA3/OSC_OUT/[USART_RX] <sup>(2)</sup> / [SPI_MOSI] <sup>(2)</sup>	I/O		X	X	X	HS	Х	Х	Port A3	HSE oscillator output / [USART receive]/ [SPI master out/slave in]/	
10	PB0 <sup>(3)</sup> /TIM2_CH1/ADC1_IN18	I/O		X	Χ	Χ	HS	Х	Χ	Port B0	Timer 2 - channel 1 / ADC1_IN18	
11	PB1/TIM3_CH1/ADC1_IN17	I/O		X	Χ	Χ	HS	Х	Χ	Port B1	Timer 3 - channel 1 / ADC1_IN17	
12	PB2/ TIM2_CH2/ ADC1_IN16	I/O		X	Χ	Χ	HS	Х	Χ	Port B2	Timer 2 - channel 2 ADC1_IN16	
13	PB3/TIM2_ETR/ ADC1_IN15/RTC_ALARM	I/O		X	Х	Х	HS	Х	Х	Port B3	Timer 2 - external trigger / ADC1_IN15 / RTC_ALARM	
14	PB4 <sup>(3)</sup> /SPI1_NSS/ADC1_IN14	I/O		X	X	Х	HS	Х	Х	Port B4	SPI master/slave select / ADC1_IN14	
15	PB5/SPI_SCK/ /ADC1_IN13	I/O		X	X	Х	HS	Х	Х	Port B5	[SPI clock] / ADC1_IN13	
16	PB6/SPI1_MOSI/ ADC1_IN12	I/O		X	Х	Х	HS	Х	Х	Port B6	SPI master out/ slave in / ADC1_IN12	
17	PB7/SPI1_MISO/ADC1_IN11	I/O		X	Х	Х	HS	Х	Х	Port B7	SPI1 master in- slave out/ ADC1_IN11	
18	PC0/I2C_SDA	I/O	FT	X		Χ		T <sup>(4)</sup>		Port C0	I2C data	
19	PC1/I2C_SCL	I/O	FT	X		Χ		T <sup>(3)</sup>		Port C1	I2C clock	
20	PC4/USART_CK]/ I2C_SMB/CCO/ADC1_IN4	I/O		x	х	Х	HS	Х	Х	Port C4	USART synchronous clock / I2C1_SMB / Configurable clock output / ADC1_IN4	

STM8L051F3 Pin description

Table 4. Low density value line STM8L05xxx pin description (continued)

pin n°	-			Input			Output			<b>-</b>		
TSSOP20	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	ФО	dd	Main function (after reset)	Default alternate function	
1	PC5/OSC32_IN / <i>[SPI1_NSS]</i> <sup>(2)</sup> / <i>[USART_TX]</i> <sup>(2)</sup> /TIM2_CH1	I/O		X	Х	Х	HS	Х	Х		LSE oscillator input / [SPI master/slave select] / [USART transmit]/Timer 2 -channel 1	
2	PC6/OSC32_OUT/ <i>[SPI_SCK]</i> <sup>(2)</sup> / <i>[USART_RX]</i> <sup>(2)</sup> /TIM2_CH2	I/O		X	Х	Х	HS	x	Х	Port C6	LSE oscillator output / [SPI clock] / [USART receive]/ Timer 2 -channel 2	
9	PD0/TIM3_CH2/[ <i>ADC1_TRIG</i> ] <sup>2</sup> )/ADC1_IN22	I/O		x	Х	Х	HS	Х	Х	Port Do	Timer 3 - channel 2 / [ADC1_Trigger] / ADC1_IN22	
8	V <sub>DD</sub> / V <sub>DDA</sub> / V <sub>REF+</sub>	S								Digital supply voltage / ADC1 positive voltage reference		
7	V <sub>SS</sub> / V <sub>REF-</sub> / V <sub>SSA</sub>									Ground voltage / ADC1 negative voltage reference / Analog ground voltage		
3	PA0 <sup>(5)</sup> /[ <i>USART_CK</i> ] <sup>(2)</sup> / SWIM/BEEP/IR_TIM <sup>(6)</sup>	I/O		Х	X	Х	HS 6	X	Х	Port A0	[USART1 synchronous clock] <sup>(2)</sup> / SWIM input and output / Beep output / Infrared Timer output	

<sup>1.</sup> At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L15xxx and STM8L16xxx reference manual (RM0031).

- 3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer and protection diode to V<sub>DD</sub> are not implemented).
- 5. The PA0 pin is in input pull-up during the reset phase and after reset release.
- 6. High Sink LED driver capability available on PA0.

Note: The slope control of all GPIO pins, except true open drain pins, can be programmed. By default, the slope control is limited to 2 MHz.

## 4.1 System configuration options

As shown in *Table 4: Low density value line STM8L05xxx pin description*, some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the "Routing interface (RI) and system configuration controller" section in the STM8L15xx and STM8L16xx reference manual (RM0031).

<sup>2. []</sup> Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

#### Memory and register map 5

#### 5.1 **Memory mapping**

The memory map is shown in Figure 4.

Figure 4. **Memory map** 




Table 5 lists the boundary addresses for each memory size. The top of the stack is at the RAM end

26/93 Doc ID 023465 Rev 1



Refer to *Table 7* for an overview of hardware register mapping, to *Table 6* for details on I/O port hardware registers, and to *Table 8* for information on CPU/SWIM/debug module controller registers.

Table 5. Flash and RAM boundary addresses

Memory area	Size	Start address	End address		
RAM	1 Kbyte	0x00 0000	0x00 03FF		
Flash program memory	8 Kbytes	0x00 8000	0x00 9FFF		

## 5.2 Register map

Table 6. I/O port hardware register map

Address	Block	Register label	Register name	Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x01
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x00
0x00 5013		PD_CR2	Port D control register 2	0x00
0x00 5014 to 0x00 501D		R	deserved area (0 bytes)	

Table 7. General hardware register map

Address	Block	Register label	Register name	Reset status
0x00 502E to 0x00 5049		R	Reserved area (44 bytes)	
0x00 5050		FLASH_CR1	Flash control register 1	0x00
0x00 5051		FLASH_CR2	Flash control register 2	0x00
0x00 5052	Flash	FLASH _PUKR	Flash program memory unprotection key register	0x00
0x00 5053		FLASH _DUKR	Data EEPROM unprotection key register	0x00
0x00 5054		FLASH_IAPSR	Flash in-application programming status register	0x00
0x00 5055 to 0x00 506F		R	Reserved area (27 bytes)	
0x00 5070		DMA1_GCSR	DMA1 global configuration & status register	0xFC
0x00 5071		DMA1_GIR1	DMA1 global interrupt register 1	0x00
0x00 5072 to 0x00 5074		Reserved area (3 bytes)		
0x00 5075		DMA1_C0CR	DMA1 channel 0 configuration register	0x00
0x00 5076		DMA1_C0SPR	DMA1 channel 0 status & priority register	0x00
0x00 5077		DMA1_C0NDTR	DMA1 number of data to transfer register (channel 0)	0x00
0x00 5078	DMA1	DMA1_C0PARH	DMA1 peripheral address high register (channel 0)	0x52
0x00 5079		DMA1_C0PARL	DMA1 peripheral address low register (channel 0)	0x00
0x00 507A			Reserved area (1 byte)	
0x00 507B		DMA1_C0M0ARH	DMA1 memory 0 address high register (channel 0)	0x00
0x00 507C		DMA1_C0M0ARL	DMA1 memory 0 address low register (channel 0)	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 507D to 0x00 507E			Reserved area (2 bytes)	
0x00 507F		DMA1_C1CR	DMA1 channel 1 configuration register	0x00
0x00 5080		DMA1_C1SPR	DMA1 channel 1 status & priority register	0x00
0x00 5081		DMA1_C1NDTR	DMA1 number of data to transfer register (channel 1)	0x00
0x00 5082		DMA1_C1PARH	DMA1 peripheral address high register (channel 1)	0x52
0x00 5083		DMA1_C1PARL	DMA1 peripheral address low register (channel 1)	0x00
0x00 5084			Reserved area (1 byte)	
0x00 5085		DMA1_C1M0ARH	DMA1 memory 0 address high register (channel 1)	0x00
0x00 5086		DMA1_C1M0ARL	DMA1 memory 0 address low register (channel 1)	0x00
0x00 5087 0x00 5088			Reserved area (2 bytes)	
0x00 5089		DMA1_C2CR	DMA1 channel 2 configuration register	0x00
0x00 508A		DMA1_C2SPR	DMA1 channel 2 status & priority register	0x00
0x00 508B	DMA1	DMA1_C2NDTR	DMA1 number of data to transfer register (channel 2)	0x00
0x00 508C		DMA1_C2PARH	DMA1 peripheral address high register (channel 2)	0x52
0x00 508D		DMA1_C2PARL	DMA1 peripheral address low register (channel 2)	0x00
0x00 508E			Reserved area (1 byte)	-1
0x00 508F		DMA1_C2M0ARH	DMA1 memory 0 address high register (channel 2)	0x00
0x00 5090		DMA1_C2M0ARL	DMA1 memory 0 address low register (channel 2)	0x00
0x00 5091 0x00 5092			Reserved area (2 bytes)	
0x00 5093		DMA1_C3CR	DMA1 channel 3 configuration register	0x00
0x00 5094		DMA1_C3SPR	DMA1 channel 3 status & priority register	0x00
0x00 5095		DMA1_C3NDTR	DMA1 number of data to transfer register (channel 3)	0x00
0x00 5096		DMA1_C3PARH_ C3M1ARH	DMA1 peripheral address high register (channel 3)	0x40
0x00 5097		DMA1_C3PARL_ C3M1ARL	DMA1 peripheral address low register (channel 3)	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status			
0x00 5098		DMA_C3M0EAR	DMA channel 3 memory 0 extended address register	0x00			
0x00 5099	DMA1	DMA1_C3M0ARH	DMA1 memory 0 address high register (channel 3)	0x00			
0x00 509A	DIWIAT	DMA1_C3M0ARL	DMA1 memory 0 address low register (channel 3)	0x00			
0x00 509B to 0x00 509C			Reserved area (3 bytes)				
0x00 509D		SYSCFG_RMPCR3	Remapping register 3	0x00			
0x00 509E	SYSCFG	SYSCFG_RMPCR1	Remapping register 1	0x00			
0x00 509F		SYSCFG_RMPCR2	Remapping register 2	0x00			
0x00 50A0		EXTI_CR1	External interrupt control register 1	0x00			
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00			
0x00 50A2	ITC - EXTI	EXTI_CR3	External interrupt control register 3	0x00			
0x00 50A3	IIC-EXII	EXTI_SR1	External interrupt status register 1	0x00			
0x00 50A4		EXTI_SR2	External interrupt status register 2	0x00			
0x00 50A5		EXTI_CONF1	External interrupt port select register 1	0x00			
0x00 50A6		WFE_CR1	WFE control register 1	0x00			
0x00 50A7	\A/EE	WFE_CR2	WFE control register 2	0x00			
0x00 50A8	WFE	WFE_CR3	WFE control register 3	0x00			
0x00 50A9		WFE_CR4	WFE control register 4	0x00			
0x00 50AA	ITO EVI	EXTI_CR4	External interrupt control register 4	0x00			
0x00 50AB	ITC - EXTI	EXTI_CONF2	External interrupt port select register 2	0x00			
0x00 50A9 to 0x00 50AF		F	Reserved area (7 bytes)				
0x00 50B0	RST	RST_CR	Reset control register	0x00			
0x00 50B1	noi	RST_SR	Reset status register	0x01			
0x00 50B2	DWD	PWR_CSR1	Power control and status register 1	0x00			
0x00 50B3	PWR	PWR_CSR2	Power control and status register 2	0x00			
0x00 50B4 to 0x00 50BF		Reserved area (12 bytes)					
0x00 50C0		CLK_CKDIVR	CLK Clock master divider register	0x03			
0x00 50C1	CLK	CLK_CRTCR	CLK Clock RTC register	0x00 <sup>(1)</sup>			
0x00 50C2	CLK	CLK_ICKCR	CLK Internal clock control register	0x11			
0x00 50C3		CLK_PCKENR1	CLK Peripheral clock gating register 1	0x00			

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 50C4		CLK_PCKENR2	CLK Peripheral clock gating register 2	0x00
0x00 50C5		CLK_CCOR	CLK Configurable clock control register	0x00
0x00 50C6		CLK_ECKCR	CLK External clock control register	0x00
0x00 50C7		CLK_SCSR	CLK System clock status register	0x01
0x00 50C8		CLK_SWR	CLK System clock switch register	0x01
0x00 50C9		CLK_SWCR	CLK Clock switch control register	0xX0
0x00 50CA	CLK	CLK_CSSR	CLK Clock security system register	0x00
0x00 50CB		CLK_CBEEPR	CLK Clock BEEP register	0x00
0x00 50CC		CLK_HSICALR	CLK HSI calibration register	0xXX
0x00 50CD		CLK_HSITRIMR	CLK HSI clock calibration trimming register	0x00
0x00 50CE		CLK_HSIUNLCKR	CLK HSI unlock register	0x00
0x00 50CF		CLK_REGCSR	CLK Main regulator control status register	0bxx11 1 00X
0x00 50D0		CLK_PCKENR3	CLK Peripheral clock gating register 3	0x00
0x00 50D1 to 0x00 50D2		F	Reserved area (2 bytes)	
0x00 50D3	WWDG	WWDG_CR	WWDG control register	0x7F
0x00 50D4	WWDG	WWDG_WR	WWDR window register	0x7F
0x00 50D5 to 00 50DF		R	eserved area (11 bytes)	
0x00 50E0		IWDG_KR	IWDG key register	0x01
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF
0x00 50E3 to 0x00 50EF		R	eserved area (13 bytes)	
0x00 50F0		BEEP_CSR1	BEEP control/status register 1	0x00
0x00 50F1 0x00 50F2	BEEP		Reserved area (2 bytes)	1
0x00 50F3		BEEP_CSR2	BEEP control/status register 2	0x1F
0x00 50F4 to0x00 513F		R	eserved area (76 bytes)	•
0x00 5140		RTC_TR1	RTC Time register 1	0x00
0x00 5141	RTC	RTC_TR2	RTC Time register 2	0x00
0x00 5142		RTC_TR3	RTC Time register 3	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5143			Reserved area (1 byte)	•
0x00 5144		RTC_DR1	RTC Date register 1	0x01
0x00 5145		RTC_DR2	RTC Date register 2	0x21
0x00 5146		RTC_DR3	RTC Date register 3	0x00
0x00 5147			Reserved area (1 byte)	· ·
0x00 5148		RTC_CR1	RTC Control register 1	0x00 <sup>(1)</sup>
0x00 5149		RTC_CR2	RTC Control register 2	0x00 <sup>(1)</sup>
0x00 514A		RTC_CR3	RTC Control register 3	0x00 <sup>(1)</sup>
0x00 514B			Reserved area (1 byte)	•
0x00 514C		RTC_ISR1	RTC Initialization and status register 1	0x01
0x00 514D		RTC_ISR2	RTC Initialization and Status register 2	0x00
0x00 514E 0x00 514F			Reserved area (2 bytes)	
0x00 5150		RTC_SPRERH	RTC Synchronous prescaler register high	0x00 <sup>(1)</sup>
0x00 5151		RTC_SPRERL	RTC Synchronous prescaler register low	0xFF <sup>(1)</sup>
0x00 5152		RTC_APRER	RTC Asynchronous prescaler register	0x7F <sup>(1)</sup>
0x00 5153			Reserved area (1 byte)	
0x00 5154	RTC	RTC_WUTRH	RTC Wakeup timer register high	0xFF <sup>(1)</sup>
0x00 5155		RTC_WUTRL	RTC Wakeup timer register low	0xFF <sup>(1)</sup>
0x00 5156			Reserved area (1 byte)	
0x00 5157		RTC_SSRL	RTC Subsecond register low	0x00
0x00 5158		RTC_SSRH	RTC Subsecond register high	0x00
0x00 5159		RTC_WPR	RTC Write protection register	0x00
0x00 5158		RTC_SSRH	RTC Subsecond register high	0x00
0x00 5159		RTC_WPR	RTC Write protection register	0x00
0x00 515A		RTC_SHIFTRH	RTC Shift register high	0x00
0x00 515B		RTC_SHIFTRL	RTC Shift register low	0x00
0x00 515C		RTC_ALRMAR1	RTC Alarm A register 1	0x00 <sup>(1)</sup>
0x00 515D		RTC_ALRMAR2	RTC Alarm A register 2	0x00 <sup>(1)</sup>
0x00 515E		RTC_ALRMAR3	RTC Alarm A register 3	0x00 <sup>(1)</sup>
0x00 515F		RTC_ALRMAR4	RTC Alarm A register 4	0x00 <sup>(1)</sup>
0x00 5160 to 0x00 5163			Reserved area (4 bytes)	
0x00 5164		RTC_ALRMASSRH	RTC Alarm A subsecond register high	0x00 <sup>(1)</sup>
0x00 5165		RTC_ALRMASSRL	RTC Alarm A subsecond register low	0x00 <sup>(1)</sup>

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5166		RTC_ALRMASSMSKR	RTC Alarm A masking register	0x00 <sup>(1)</sup>
0x00 5167 to 0x00 5169			Reserved area (3 bytes)	
0x00 516A		RTC_CALRH	RTC Calibration register high	0x00 <sup>(1)</sup>
0x00 516B	RTC	RTC_CALRL	RTC Calibration register low	0x00 <sup>(1)</sup>
0x00 516C	HIC	RTC_TCR1	RTC Tamper control register 1	0x00 <sup>(1)</sup>
0x00 516D		RTC_TCR2	RTC Tamper control register 2	0x00 <sup>(1)</sup>
0x00 516E to 0x00 518A			Reserved area (36 bytes)	•
0x00 5190		CSSLSE_CSR	CSS on LSE control and status register	0x00 <sup>(1)</sup>
0x00 519A to 0x00 51FF		Re	eserved area (111 bytes)	•
0x00 5200		SPI1_CR1	SPI1 control register 1	0x00
0x00 5201		SPI1_CR2	SPI1 control register 2	0x00
0x00 5202		SPI1_ICR	SPI1 interrupt control register	0x00
0x00 5203	SPI1	SPI1_SR	SPI1 status register	0x02
0x00 5204	SFII	SPI1_DR	SPI1 data register	0x00
0x00 5205		SPI1_CRCPR	SPI1 CRC polynomial register	0x07
0x00 5206		SPI1_RXCRCR	SPI1 Rx CRC register	0x00
0x00 5207		SPI1_TXCRCR	SPI1 Tx CRC register	0x00
0x00 5208 to 0x00 520F		R	Reserved area (8 bytes)	
0x00 5210		I2C1_CR1	I2C1 control register 1	0x00
0x00 5211		I2C1_CR2	I2C1 control register 2	0x00
0x00 5212		I2C1_FREQR	I2C1 frequency register	0x00
0x00 5213		I2C1_OARL	I2C1 own address register low	0x00
0x00 5214		I2C1_OARH	I2C1 own address register high	0x00
0x00 5215		I2C1_OAR2	I2C1 own address register for dual mode	0x00
0x00 5216	I2C1	I2C1_DR	I2C1 data register	0x00
0x00 5217		I2C1_SR1	I2C1 status register 1	0x00
0x00 5218		I2C1_SR2	I2C1 status register 2	0x00
0x00 5219		I2C1_SR3	I2C1 status register 3	0x0X
0x00 521A		I2C1_ITR	I2C1 interrupt control register	0x00
0x00 521B		I2C1_CCRL	I2C1 clock control register low	0x00
0x00 521C		I2C1_CCRH	I2C1 clock control register high	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status				
0x00 521D	I2C1	I2C1_TRISER	I2C1 TRISE register	0x02				
0x00 521E		I2C1_PECR	I2C1 packet error checking register	0x00				
0x00 521F to 0x00 522F		Reserved area (17 bytes)						
0x00 5230		USART1_SR	USART1 status register	0xC0				
0x00 5231		USART1_DR	USART1 data register	0xXX				
0x00 5232		USART1_BRR1	USART1 baud rate register 1	0x00				
0x00 5233		USART1_BRR2	USART1 baud rate register 2	0x00				
0x00 5234		USART1_CR1	USART1 control register 1	0x00				
0x00 5235	USART1	USART1_CR2	USART1 control register 2	0x00				
0x00 5236		USART1_CR3	USART1 control register 3	0x00				
0x00 5237		USART1_CR4	USART1 control register 4	0x00				
0x00 5238		USART1_CR5	USART1 control register 5	0x00				
0x00 5239		USART1_GTR	USART1 guard time register	0x00				
0x00 523A		USART1_PSCR	USART1 prescaler register	0x00				
0x00 523B to 0x00 524F		F	Reserved area (21 bytes)	_				
0x00 5250		TIM2_CR1	TIM2 control register 1	0x00				
0x00 5251		TIM2_CR2	TIM2 control register 2	0x00				
0x00 5252		TIM2_SMCR	TIM2 Slave mode control register	0x00				
0x00 5253		TIM2_ETR	TIM2 external trigger register	0x00				
0x00 5254		TIM2_DER	TIM2 DMA1 request enable register	0x00				
0x00 5255		TIM2_IER	TIM2 interrupt enable register	0x00				
0x00 5256		TIM2_SR1	TIM2 status register 1	0x00				
0x00 5257	TIM2	TIM2_SR2	TIM2 status register 2	0x00				
0x00 5258	TIIVIZ	TIM2_EGR	TIM2 event generation register	0x00				
0x00 5259		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00				
0x00 525A		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00				
0x00 525B		TIM2_CCER1	TIM2 capture/compare enable register 1					
			T10.40	0x00				
0x00 525C		TIM2_CNTRH	TIM2 counter high	0x00 0x00				
0x00 525C 0x00 525D		TIM2_CNTRH TIM2_CNTRL	TIM2 counter low	+				
			-	0x00				

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5260		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5261		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5262		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5263	TIM2	TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00
0x00 5264		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5265		TIM2_BKR	TIM2 break register	0x00
0x00 5266		TIM2_OISR	TIM2 output idle state register	0x00
0x00 5267 to 0x00 527F		F	Reserved area (25 bytes)	
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00
0x00 5282		TIM3_SMCR	TIM3 Slave mode control register	0x00
0x00 5283		TIM3_ETR	TIM3 external trigger register	0x00
0x00 5284		TIM3_DER	TIM3 DMA1 request enable register	0x00
0x00 5285		TIM3_IER	TIM3 interrupt enable register	0x00
0x00 5286		TIM3_SR1	TIM3 status register 1	0x00
0x00 5287		TIM3_SR2	TIM3 status register 2	0x00
0x00 5288		TIM3_EGR	TIM3 event generation register	0x00
0x00 5289		TIM3_CCMR1	TIM3 Capture/Compare mode register 1	0x00
0x00 528A		TIM3_CCMR2	TIM3 Capture/Compare mode register 2	0x00
0x00 528B	TIM3	TIM3_CCER1	TIM3 Capture/Compare enable register 1	0x00
0x00 528C		TIM3_CNTRH	TIM3 counter high	0x00
0x00 528D		TIM3_CNTRL	TIM3 counter low	0x00
0x00 528E		TIM3_PSCR	TIM3 prescaler register	0x00
0x00 528F		TIM3_ARRH	TIM3 Auto-reload register high	0xFF
0x00 5290		TIM3_ARRL	TIM3 Auto-reload register low	0xFF
0x00 5291		TIM3_CCR1H	TIM3 Capture/Compare register 1 high	0x00
0x00 5292		TIM3_CCR1L	TIM3 Capture/Compare register 1 low	0x00
0x00 5293		TIM3_CCR2H	TIM3 Capture/Compare register 2 high	0x00
0x00 5294		TIM3_CCR2L	TIM3 Capture/Compare register 2 low	0x00
0x00 5295		TIM3_BKR	TIM3 break register	0x00
0x00 5296		TIM3_OISR	TIM3 output idle state register	0x00
0x00 5297 to 0x00 52DF		F	Reserved area (72 bytes)	

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00
0x00 52E2		TIM4_SMCR	TIM4 Slave mode control register	0x00
0x00 52E3		TIM4_DER	TIM4 DMA1 request enable register	0x00
0x00 52E4	T18.4.4	TIM4_IER	TIM4 Interrupt enable register	0x00
0x00 52E5	TIM4	TIM4_SR1	TIM4 status register 1	0x00
0x00 52E6		TIM4_EGR	TIM4 Event generation register	0x00
0x00 52E7		TIM4_CNTR	TIM4 counter	0x00
0x00 52E8		TIM4_PSCR	TIM4 prescaler register	0x00
0x00 52E9		TIM4_ARR	TIM4 Auto-reload register	0x00
0x00 52EA to 0x00 52FE		F	Reserved area (21 bytes)	
0x00 52FF	IRTIM	IR_CR	Infrared control register	0x00
0x00 5317 to 0x00 533F		F	Reserved area (41 bytes)	
0x00 5340		ADC1_CR1	ADC1 configuration register 1	0x00
0x00 5341		ADC1_CR2	ADC1 configuration register 2	0x00
0x00 5342		ADC1_CR3	ADC1 configuration register 3	0x1F
0x00 5343		ADC1_SR	ADC1 status register	0x00
0x00 5344		ADC1_DRH	ADC1 data register high	0x00
0x00 5345		ADC1_DRL	ADC1 data register low	0x00
0x00 5346		ADC1_HTRH	ADC1 high threshold register high	0x0F
0x00 5347		ADC1_HTRL	ADC1 high threshold register low	0xFF
0x00 5348	ADC1	ADC1_LTRH	ADC1 low threshold register high	0x00
0x00 5349	ADCT	ADC1_LTRL	ADC1 low threshold register low	0x00
0x00 534A		ADC1_SQR1	ADC1 channel sequence 1 register	0x00
0x00 534B		ADC1_SQR2	ADC1 channel sequence 2 register	0x00
0x00 534C		ADC1_SQR3	ADC1 channel sequence 3 register	0x00
0x00 534D		ADC1_SQR4	ADC1 channel sequence 4 register	0x00
0x00 534E		ADC1_TRIGR1	ADC1 trigger disable 1	0x00
0x00 534F		ADC1_TRIGR2	ADC1 trigger disable 2	0x00
0x00 5350		ADC1_TRIGR3	ADC1 trigger disable 3	0x00
0x00 5351		ADC1_TRIGR4	ADC1 trigger disable 4	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label Register name		Reset status
0x00 53C8 to 0x00 542F		F	Reserved area(104 bytes)	
0x00 5430			Reserved area (1 byte)	0x00
0x00 5431		RI_ICR1	RI Timer input capture routing register 1	0x00
0x00 5432		RI_ICR2	RI Timer input capture routing register 2	0x00
0x00 5433		RI_IOIR1	RI I/O input register 1	0xXX
0x00 5434		RI_IOIR2	RI I/O input register 2	0xXX
0x00 5435		RI_IOIR3	RI I/O input register 3	0xXX
0x00 5436		RI_IOCMR1	RI I/O control mode register 1	0x00
0x00 5437	RI	RI_IOCMR2	RI I/O control mode register 2	0x00
0x00 5438	nı	RI_IOCMR3	RI I/O control mode register 3	0x00
0x00 5439		RI_IOSR1	RI I/O switch register 1	0x00
0x00 543A		RI_IOSR2	RI I/O switch register 2	0x00
0x00 543B		RI_IOSR3	RI I/O switch register 3	0x00
0x00 543C		RI_IOGCR	RI I/O group control register	0xFF
0x00 543D		RI_ASCR1	Analog switch register 1	0x00
0x00 543E		RI_ASCR2	RI Analog switch register 2	0x00
0x00 543F		RI_RCR	RI Resistor control register	0x00
0x00 5440 to 0x00 544F		F	Reserved area (16 bytes)	
0x00 5450		RI_CR	RI I/O control register	0x00
0x00 5451		RI_MASKR1	RI I/O mask register 1	0x00
0x00 5452		RI_MASKR2	RI I/O mask register 2	0x00
0x00 5453	DI	RI_MASKR3	RI I/O mask register 3	0x00
0x00 5454	RI	RI_MASKR4	RI I/O mask register 4	0x00
0x00 5455		RI_IOIR4	RI I/O input register 4	0xXX
0x00 5456		RI_IOCMR4	RI I/O control mode register 4	0x00
0x00 5457	_	RI_IOSR4	RI I/O switch register 4	0x00

<sup>1.</sup> These registers are not impacted by a system reset. They are reset at power-on.

Table 8. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register label Register name		Reset status		
0x00 7F00		А	Accumulator	0x00		
0x00 7F01		PCE	Program counter extended	0x00		
0x00 7F02		PCH	Program counter high	0x00		
0x00 7F03	CPU <sup>(1)</sup>	PCL	Program counter low	0x00		
0x00 7F04		XH	X index register high	0x00		
0x00 7F05		XL	X index register low	0x00		
0x00 7F06		YH	Y index register high	0x00		
0x00 7F07		YL	Y index register low	0x00		
0x00 7F08		SPH	Stack pointer high	0x03		
0x00 7F09		SPL	Stack pointer low	0xFF		
0x00 7F0A		CCR	Condition code register	0x28		
0x00 7F0B to 0x00 7F5F	CPU		Reserved area (85 bytes)			
0x00 7F60		CFG_GCR	Global configuration register	0x00		
0x00 7F70		ITC_SPR1	Interrupt Software priority register 1	0xFF		
0x00 7F71		ITC_SPR2	Interrupt Software priority register 2	0xFF		
0x00 7F72		ITC_SPR3	Interrupt Software priority register 3	0xFF		
0x00 7F73	ITC-SPR	ITC_SPR4	Interrupt Software priority register 4	0xFF		
0x00 7F74	110-5111	ITC_SPR5	Interrupt Software priority register 5	0xFF		
0x00 7F75		ITC_SPR6	Interrupt Software priority register 6	0xFF		
0x00 7F76		ITC_SPR7	Interrupt Software priority register 7	0xFF		
0x00 7F77		ITC_SPR8	Interrupt Software priority register 8	0xFF		
0x00 7F78 to 0x00 7F79			Reserved area (2 bytes)			
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00		
0x00 7F81 to 0x00 7F8F		F	Reserved area (15 bytes)			
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF		
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF		
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF		
0x00 7F93	DM	DM_BK2RE	DM breakpoint 2 register extended byte	0xFF		
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF		
0x00 7F95		DM_BK2RL	DM breakpoint 2 register low byte	0xFF		
0x00 7F96		DM_CR1	DM Debug module control register 1	0x00		

Table 8. CPU/SWIM/debug module/interrupt controller registers (continued)

Address	Block	Register label	Register name	Reset status
0x00 7F97		DM_CR2	DM Debug module control register 2	0x00
0x00 7F98	DM	DM_CSR1	DM Debug module control/status register 1	0x10
0x00 7F99	DIVI	DM_CSR2	DM Debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	DM enable function register	0xFF
0x00 7F9B to 0x00 7F9F		F	Reserved area (5 bytes)	

<sup>1.</sup> Accessible by debug module only

# 6 Interrupt vector mapping

Table 9. Interrupt mapping

IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) <sup>(1)</sup>	Vector address
	RESET	Reset	Yes	Yes	Yes	Yes	0x00 8000
	TRAP	Software interrupt	-	-	-	-	0x00 8004
0	TLI <sup>(2)</sup>	External Top level Interrupt	-	-	-	-	0x00 8008
1	FLASH	FLASH end of programing/ write attempted to protected page interrupt	-	-	Yes	Yes	0x00 800C
2	DMA1 0/1	DMA1 channels 0/1 half transaction/transaction complete interrupt	-	-	Yes	Yes	0x00 8010
3	DMA1 2/3	DMA1 channels 2/3 half transaction/transaction complete interrupt	-	-	Yes	Yes	0x00 8014
4	RTC	RTC alarm A/wakeup/ tamper 1/tamper 2/tamper 3	Yes	Yes	Yes	Yes	0x00 8018
5	PVD	PVD interrupt	Yes	Yes	Yes	Yes	0x00 801C
6	EXTIB	External interrupt port B	Yes	Yes	Yes	Yes	0x00 8020
7	EXTID	External interrupt port D	Yes	Yes	Yes	Yes	0x00 8024
8	EXTI0	External interrupt 0	Yes	Yes	Yes	Yes	0x00 8028
9	EXTI1	External interrupt 1	Yes	Yes	Yes	Yes	0x00 802C
10	EXTI2	External interrupt 2	Yes	Yes	Yes	Yes	0x00 8030
11	EXTI3	External interrupt 3	Yes	Yes	Yes	Yes	0x00 8034
12	EXTI4	External interrupt 4	Yes	Yes	Yes	Yes	0x00 8038
13	EXTI5	External interrupt 5	Yes	Yes	Yes	Yes	0x00 803C
14	EXTI6	External interrupt 6	Yes	Yes	Yes	Yes	0x00 8040
15	EXTI7	External interrupt 7	Yes	Yes	Yes	Yes	0x00 8044
16		!	Reserved				0x00 8048
17	CLK	CLK system clock switch/CSS interrupt	-	-	Yes	Yes	0x00 804C
18	ADC1	ACD1 end of conversion/ analog watchdog/ overrun interrupt	Yes	Yes	Yes	Yes	0x00 8050
19	TIM2	TIM2 update /overflow/trigger/break interrupt	-	-	Yes	Yes	0x00 8054

Table 9. Interrupt mapping (continued)

	able 3. Interrupt mapping (continued)							
IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) <sup>(1)</sup>	Vector address	
20	TIM2	TIM2 Capture/Compare interrupt	-	-	Yes	Yes	0x00 8058	
21	TIM3	TIM3 Update /Overflow/Trigger/Break interrupt	-	-	Yes	Yes	0x00 805C	
22	TIM3	TIM3 Capture/Compare interrupt	-	-	Yes	Yes	0x00 8060	
23	RI	RI trigger interrupt	-	-	Yes	-	0x00 8064	
24	Reserved						0x00 8068	
25	TIM4	TIM4 update/overflow/ trigger interrupt	-	-	Yes	Yes	0x00 806C	
26	SPI1	SPI1 TX buffer empty/ RX buffer not empty/ error/wakeup interrupt	Yes	Yes	Yes	Yes	0x00 8070	
27	USART 1	USART1 transmit data register empty/ transmission complete interrupt	-	-	Yes	Yes	0x00 8074	
28	USART 1	USART1 received data ready/overrun error/ idle line detected/parity error/global error interrupt	-	-	Yes	Yes	0x00 8078	
29	I <sup>2</sup> C1	I <sup>2</sup> C1 interrupt <sup>(3)</sup>	Yes	Yes	Yes	Yes	0x00 807C	

The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the
interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode.
When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.

<sup>2.</sup> The TLI interrupt is the logic OR between TIM2 overflow interrupt, and TIM4 overflow interrupts.

<sup>3.</sup> The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.

Option bytes STM8L051F3

## 7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block.

All option bytes can be modified in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 10* for details on option byte addresses.

The option bytes can also be modified 'on the fly' by the application in IAP mode, except for the ROP and UBC values which can only be taken into account when they are modified in ICP mode (with the SWIM).

Refer to the STM8L05x/15x Flash programming manual (PM0054) and STM8 SWIM and Debug Manual (UM0470) for information on SWIM programming procedures.

Table 10. Option byte addresses

						ption bits	3			Factory	
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	default setting
0x00 4800	Read-out protection (ROP)	ОРТ0		ROP[7:0]					0xAA		
0x00 4802	UBC (User Boot code size)	OPT1		UBC[7:0]					0x00		
0x00 4807					Reserv	ed					0x00
0x00 4808	Independent watchdog option	OPT3 [3:0]		Reserved		WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00	
0x00 4809	Number of stabilization clock cycles for HSE and LSE oscillators	OPT4		Reserved		LSECNT[1:0] HSECN		NT[1:0]	0x00		
0x00 480A	Brownout reset (BOR)	OPT5 [3:0]	Reserved BOR_TH BOR_ON		0x01						
0x00 480B	Bootloader	OPTBL								0x00	
0x00 480C	option bytes (OPTBL)	[15:0]				OI	PTBL[15:(	)]			0x00

STM8L051F3 Option bytes

Table 11. Option byte description

Option byte No.	Option description
OPT0	ROP[7:0] Memory readout protection (ROP)  0xAA: Disable readout protection (write access via SWIM protocol)  Refer to Readout protection section in the STM8L05x/15x and STM8L16x reference manual (RM0031).
OPT1	UBC[7:0] Size of the user boot code area  0x00: UBC is not protected.  0x01: Page 0 is write protected.  0x02: Page 0 and 1 reserved for the UBC and write protected. It covers only the interrupt vectors.  0x03: Page 0 to 2 reserved for UBC and write protected.  0x7F to 0xFF - All 128 pages reserved for UBC and write protected.  The protection of the memory area not protected by the UBC is enabled through the MASS keys.  Refer to User boot code section in the STM8L05x/15x and STM8L16x reference manual (RM0031).
OPT2	Reserved
	IWDG_HW: Independent watchdog  0: Independent watchdog activated by software  1: Independent watchdog activated by hardware  IWDG_HALT: Independent window watchdog off on Halt/Active-halt  0: Independent watchdog continues running in Halt/Active-halt mode  1: Independent watchdog stopped in Halt/Active-halt mode
OPT3	WWDG_HW: Window watchdog  0: Window watchdog activated by software  1: Window watchdog activated by hardware
	WWDG_HALT: Window window watchdog reset on Halt/Active-halt  0: Window watchdog stopped in Halt mode  1: Window watchdog generates a reset when MCU enters Halt mode
	HSECNT: Number of HSE oscillator stabilization clock cycles  0x00 - 1 clock cycle  0x01 - 16 clock cycles  0x10 - 512 clock cycles  0x11 - 4096 clock cycles
OPT4	USECNT: Number of LSE oscillator stabilization clock cycles  0x00 - 1 clock cycle  0x01 - 16 clock cycles  0x10 - 512 clock cycles  0x11 - 4096 clock cycles  Refer to Table 29: LSE oscillator characteristics on page 62.

Option bytes STM8L051F3

Table 11. Option byte description (continued)

Option byte No.	Option description
OPT5	BOR_ON: 0: Brownout reset off 1: Brownout reset on
	<b>BOR_TH[3:1]</b> : Brownout reset thresholds. Refer to <i>Table 20</i> for details on the thresholds according to the value of BOR_TH bits.
OPTBL	OPTBL[15:0]: This option is checked by the boot ROM code after reset. Depending on content of addresses 00 480B, 00 480C and 0x8000 (reset vector) the CPU jumps to the bootloader or to the reset vector.  Refer to the UM0560 bootloader user manual for more details.

## 8 Electrical parameters

#### 8.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 8.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A$ = 25 °C and  $T_A$  =  $T_A$  max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics is indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

## 8.1.2 Typical values

Unless otherwise specified, typical data is based on  $T_A = 25$  °C,  $V_{DD} = 3$  V. It is given only as design guidelines and is not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).


## 8.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

## 8.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 5*.


Figure 5. Pin loading conditions



### 8.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 6.

Figure 6. Pin input voltage



## 8.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 12. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> - V <sub>SS</sub>	External supply voltage (including $V_{DDA}$ and $V_{DD2}$ ) <sup>(1)</sup>	- 0.3	4.0	V
	Input voltage on true open-drain pins (PC0 and PC1)	V <sub>ss</sub> - 0.3	V <sub>DD</sub> + 4.0	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant (FT) pins (PA7 and PE0)	V <sub>ss</sub> - 0.3	V <sub>DD</sub> + 4.0	V
	Input voltage on 3.6 V tolerant (TT) pins $V_{ss}$ - 0		4.0	
	Input voltage on any other pin	V <sub>ss</sub> - 0.3	4.0	
V <sub>ESD</sub>	Electrostatic discharge voltage	see Absolute maximum ratings (electrical sensitivity) on page 87		

All power (V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDA</sub>) and ground (V<sub>SS1</sub>, V<sub>SS2</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply.

<sup>2.</sup>  $V_{IN}$  maximum must always be respected. Refer to *Table 13*. for maximum allowed injected current values.

Table 13. Current characteristics

Symbol	Ratings	Max.	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power line (source)	80	
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground line (sink)	80	
	Output current sunk by IR_TIM pin (with high sink LED driver capability)	80	
I <sub>IO</sub>	Output current sunk by any other I/O and control pin	25	
	Output current sourced by any I/Os and control pin	- 25	mA
	Injected current on true open-drain pins (PC0 and PC1) <sup>(1)</sup>	- 5 / +0	IIIA
1	Injected current on five-volt tolerant (FT) pins (PA7 and PE0) (1)	- 5 / +0	
I <sub>INJ(PIN)</sub>	Injected current on 3.6 V tolerant (TT) pins (1)	- 5 / +0	
	Injected current on any other pin (2)	- 5 / +5	
$\Sigma I_{\text{INJ(PIN)}}$	Total injected current (sum of all I/O and control pins) (3)	± 25	

Positive injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 12*. for maximum allowed input voltage values.

Table 14. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	° C
T <sub>J</sub>	Maximum junction temperature	150	C

<sup>2.</sup> A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 12*. for maximum allowed input voltage values.

<sup>3.</sup> When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

## 8.3 Operating conditions

Subject to general operating conditions for  $V_{\mbox{\scriptsize DD}}$  and  $T_{\mbox{\scriptsize A}}.$ 

## 8.3.1 General operating conditions

Table 15. General operating conditions

Symbol	Parameter	Conditions	Min.	Max.	Unit
f <sub>SYSCLK</sub> <sup>(1)</sup>	System clock frequency	$1.8 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	0	16	MHz
V <sub>DD</sub>	Standard operating voltage		1.8	3.6	V
V <sub>DDA</sub>	Analog operating voltage	Must be at the same potential as V <sub>DD</sub>	1.8	3.6	V
P <sub>D</sub> <sup>(2)</sup>	Power dissipation at T <sub>A</sub> = 85 °C	TSSOP20		181	mW
T <sub>A</sub>	Temperature range	$1.8 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$	-40	85	°C
T <sub>J</sub>	Junction temperature range	-40 °C ≤ T <sub>A</sub> < 85 °C	-40	105 <sup>(3)</sup>	°C

<sup>1.</sup>  $f_{SYSCLK} = f_{CPU}$ 

<sup>2.</sup> To calculate  $P_{Dmax}(T_A)$ , use the formula  $P_{Dmax}=(T_{Jmax}-T_A)/\Theta_{JA}$  with  $T_{Jmax}$  in this table and  $\Theta_{JA}$  in "Thermal characteristics" table.

<sup>3.</sup>  $T_{Jmax}$  is given by the test limit. Above this value, the product behavior is not guaranteed.

## 8.3.2 Embedded reset and power control block characteristics

Table 16. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V <sub>DD</sub> rise time rate	BOR detector enabled	0 <sup>(1)</sup>		<sub>∞</sub> (1)	ua\/
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate	BOR detector enabled	20 <sup>(1)</sup>		<sub>∞</sub> (1)	μs/V
t <sub>TEMP</sub>	Reset release delay	V <sub>DD</sub> rising		3		ms
$V_{PDR}$	Power-down reset threshold	Falling edge	1.30 <sup>(2)</sup>	1.50	1.65	V
V	Brown-out reset threshold 0	Falling edge	1.67	1.70	1.74	
$V_{BOR0}$	(BOR_TH[2:0]=000)	Rising edge	1.69	1.75	1.80	
V	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	
V <sub>BOR1</sub>	(BOR_TH[2:0]=001)	Rising edge	1.96	2.04	2.07	
V	Brown-out reset threshold 2	Falling edge	2.22	2.3	2.35	V
$V_{BOR2}$	(BOR_TH[2:0]=010)	Rising edge	2.31	2.41	2.44	V
V <sub>BOR3</sub>	Brown-out reset threshold 3 (BOR_TH[2:0]=011)	Falling edge	2.45	2.55	2.60	
		Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.80	2.85	
$V_{BOR4}$	(BOR_TH[2:0]=100)	Rising edge	2.78	2.90	2.95	
V	PVD threshold 0	Falling edge	1.80	1.84	1.88	
$V_{PVD0}$	T VD tilleshold 0	Rising edge	1.88	1.94	1.99	
V <sub>PVD1</sub>	PVD threshold 1	Falling edge	1.98	2.04	2.09	
▼PVD1	T VD tilleshold T	Rising edge	2.08	2.14	2.18	
V <sub>PVD2</sub>	PVD threshold 2	Falling edge	2.2	2.24	2.28	
♥PVD2	T VD tilleshold 2	Rising edge	2.28	2.34	2.38	
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	V
$V_{PVD3}$	T VD tilleshold 5	Rising edge	2.47	2.54	2.58	V
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V <sub>PVD4</sub>	T VD tillesiloid 4	Rising edge	2.68	2.74	2.79	
V <sub>PVD5</sub>	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V PVD5	T VD tillesiloid 5	Rising edge	2.87	2.94	2.99	
V <sub>PV</sub> := -	PVD threshold 6	Falling edge	2.97	3.05	3.09	
V <sub>PVD6</sub>	PVD threshold 6	Rising edge	3.08	3.15	3.20	

<sup>1.</sup> Data guaranteed by design, not tested in production.

<sup>2.</sup> Data based on characterization results, not tested in production.




Figure 7. POR/BOR thresholds

## 8.3.3 Supply current characteristics

#### **Total current consumption**

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except if explicitly mentioned.

In the following table, data is based on characterization results, unless otherwise specified. Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

Table 17. Total current consumption in Run mode


	Para	<b>2</b>			_	N	lax	
Symbol	meter		Conditions <sup>(*</sup>	1)	Тур	55 °C	85 °C	Unit
				f <sub>CPU</sub> = 125 kHz	0.39	0.47	0.49	
				f <sub>CPU</sub> = 1 MHz	0.48	0.56	0.58	
			HSI RC osc. (16 MHz) <sup>(3)</sup>	f <sub>CPU</sub> = 4 MHz	0.75	0.84	0.86	
				f <sub>CPU</sub> = 8 MHz	1.10	1.20	1.25	
Supp		All		f <sub>CPU</sub> = 16 MHz	1.85	1.93	2.12 <sup>(5)</sup>	
	Supply	peripherals OFF,	HSE external clock (f <sub>CPU</sub> =f <sub>HSE</sub> ) <sup>(4)</sup>	f <sub>CPU</sub> = 125 kHz	0.05	0.06	0.09	
I <sub>DD(RUN)</sub>	current	code		f <sub>CPU</sub> = 1 MHz	0.18	0.19	0.20	mA
	in run mode <sup>(2)</sup>	executed from RAM,		f <sub>CPU</sub> = 4 MHz	0.55	0.62	0.64	
		V <sub>DD</sub> from 1.8 V to 3.6 V		f <sub>CPU</sub> = 8 MHz	0.99	1.20	1.21	
		1.5 V to 0.6 V		f <sub>CPU</sub> = 16 MHz	1.90	2.22	2.23 <sup>(5)</sup>	
			LSI RC osc. (typ. 38 kHz)	f <sub>CPU</sub> = f <sub>LSI</sub>	0.040	0.045	0.046	
			LSE external clock (32.768 kHz)	f <sub>CPU</sub> = f <sub>LSE</sub>	0.035	0.040	0.048 <sup>(5)</sup>	
			HSI RC	f <sub>CPU</sub> = 125 kHz	0.43	0.55	0.56	
				f <sub>CPU</sub> = 1 MHz	0.60	0.77	0.80	
				f <sub>CPU</sub> = 4 MHz	1.11	1.34	1.37	
				f <sub>CPU</sub> = 8 MHz	1.90	2.20	2.23	
		All		f <sub>CPU</sub> = 16 MHz	3.8	4.60	4.75	
	Supply	peripherals OFF, code		f <sub>CPU</sub> = 125 kHz	0.30	0.36	0.39	
I <sub>DD(RUN)</sub>	current in Run	executed	HSE external	f <sub>CPU</sub> = 1 MHz	0.40	0.50	0.52	mA
	mode	from Flash, V <sub>DD</sub> from	clock	f <sub>CPU</sub> = 4 MHz	1.15	1.31	1.40	
		1.8 V to 3.6 V	(f <sub>CPU</sub> =f <sub>HSE</sub> ) (4)	f <sub>CPU</sub> = 8 MHz	2.17	2.33	2.44	
				f <sub>CPU</sub> = 16 MHz	4.0	4.46	4.52	
			LSI RC osc.	f <sub>CPU</sub> = f <sub>LSI</sub>	0.110	0.123	0.130	
			LSE ext. clock (32.768 kHz) <sup>(7)</sup>	f <sub>CPU</sub> = f <sub>LSE</sub>	0.100	0.101	0.104	


<sup>1.</sup> All peripherals OFF,  $V_{DD}$  from 1.8 V to 3.6 V, HSI internal RC osc. ,  $f_{CPU} = f_{SYSCLK}$ 

<sup>2.</sup> CPU executing typical data processing

<sup>3.</sup> The run from RAM consumption can be approximated with the linear formula:  $I_{DD}(run\_from\_RAM) = Freq * 90~\mu A/MHz + 380~\mu A$ 

- Oscillator bypassed (HSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the HSE consumption (I<sub>DD HSE</sub>) must be added. Refer to *Table 28*.
- 5. Tested in production.
- 6. The run from Flash consumption can be approximated with the linear formula:  $I_{DD}(run\_from\_Flash) = Freq * 195 \,\mu A/MHz + 440 \,\mu A$
- Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption
  (I<sub>DD LSE</sub>) must be added. Refer to *Table 29*.





1. Typical current consumption measured with code executed from RAM

Table 18. Total current consumption in Wait mode


0		40			_	Ma	ax	
Symbol	Parameter		Conditions <sup>(1)</sup>		Тур	55°C	85°C	Uni
				f <sub>CPU</sub> = 125 kHz	0.33	0.39	0.41	
				f <sub>CPU</sub> = 1 MHz	0.35	0.41	0.44	
		CPU not	HSI	f <sub>CPU</sub> = 4 MHz	0.42	0.51	0.52	
				f <sub>CPU</sub> = 8 MHz	0.52	0.57	0.58	
Supply	clocked, all peripherals		f <sub>CPU</sub> = 16 MHz	0.68	0.76	0.79		
	OFF,	HSE external	f <sub>CPU</sub> = 125 kHz	0.032	0.056	0.068		
I <sub>DD(Wait)</sub>	current in from RAM		f <sub>CPU</sub> = 1 MHz	0.078	0.121	0.144	mA	
Wait mode	with Flash in	clock	f <sub>CPU</sub> = 4 MHz	0.218	0.26	0.30		
		I <sub>DDQ</sub> mode <sup>(2)</sup> , V <sub>DD</sub> from 1.8 V to 3.6 V	(f <sub>CPU</sub> =f <sub>HSE</sub> ) <sup>(3)</sup>	f <sub>CPU</sub> = 8 MHz	0.40	0.52	0.57	
				f <sub>CPU</sub> = 16 MHz	0.760	1.01	1.05	
			LSI	$f_{CPU} = f_{LSI}$	0.035	0.044	0.046	
			LSE <sup>(4)</sup> external clock (32.768 kHz)	f <sub>CPU</sub> = f <sub>LSE</sub>	0.032	0.036	0.038	
				f <sub>CPU</sub> = 125 kHz	0.38	0.48	0.49	
				f <sub>CPU</sub> = 1 MHz	0.41	0.49	0.51	
			HSI	f <sub>CPU</sub> = 4 MHz	0.50	0.57	0.58	
				f <sub>CPU</sub> = 8 MHz	0.60	0.66	0.68	
		CPU not		f <sub>CPU</sub> = 16 MHz	0.79	0.84	0.86	
	Supply	clocked, all peripherals		f <sub>CPU</sub> = 125 kHz	0.06	0.08	0.09	
I <sub>DD(Wait)</sub>	current in Wait	OFF, code executed	HSE <sup>(3)</sup>	f <sub>CPU</sub> = 1 MHz	0.10	0.17	0.18	m/
	mode	from Flash,	external clock (f <sub>CPU</sub> =HSE)	f <sub>CPU</sub> = 4 MHz	0.24	0.36	0.39	
		V <sub>DD</sub> from 1.8 V to 3.6 V		f <sub>CPU</sub> = 8 MHz	0.50	0.58	0.61	
				f <sub>CPU</sub> = 16 MHz	1.00	1.08	1.14	
			LSI	$f_{CPU} = f_{LSI}$	0.055	0.058	0.065	
		I e	LSE <sup>(4)</sup> external clock (32.768 kHz)	f <sub>CPU</sub> = f <sub>LSE</sub>	0.051	0.056	0.060	


<sup>1.</sup> All peripherals OFF,  $V_{DD}$  from 1.8 V to 3.6 V, HSI internal RC osc. ,  $f_{CPU} = f_{SYSCLK}$ 

 $<sup>2. \</sup>quad \text{Flash is configured in $I_{DDQ}$ mode in Wait mode by setting the EPM or WAITM bit in the Flash\_CR1 register.}\\$ 

Oscillator bypassed (HSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the HSE consumption (I<sub>DD HSE</sub>) must be added. Refer to *Table 28*.

Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD HSE</sub>) must be added. Refer to *Table 29*.





1. Typical current consumption measured with code executed from Flash memory.

54/93

Table 19. Total current consumption and timing in Low power run mode at  $V_{DD}$  = 1.8 V to 3.6 V

Symbol	Parameter		Conditions <sup>(1)</sup>				
				$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	5.1	5.4	
		LSI RC osc. (at 38 kHz)	all peripherals OFF	T <sub>A</sub> = 55 °C	5.7	6	-
				T <sub>A</sub> = 85 °C	6.8	7.5	
	Supply current in Low power run mode		with TIM2 active <sup>(2)</sup>	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	5.4	5.7	
				T <sub>A</sub> = 55 °C	6.0	6.3	
«»				T <sub>A</sub> = 85 °C	7.2	7.8	
I <sub>DD(LPR)</sub>				$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	5.25	5.6	μΑ
			all peripherals OFF	T <sub>A</sub> = 55 °C	5.67	6.1	
		LSE (3) external		T <sub>A</sub> = 85 °C	5.85	6.3	
		clock (32.768 kHz)	with TIM2 active (2)	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	5.59	6	
				T <sub>A</sub> = 55 °C	6.10	6.4	
				T <sub>A</sub> = 85 °C	6.30	7	

- 1. No floating I/Os
- 2. Timer 2 clock enabled and counter running
- Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to Table 29

Figure 10. Typ. I<sub>DD(LPR)</sub> vs. V<sub>DD</sub> (LSI clock source)




Table 20. Total current consumption in Low power wait mode at  $V_{DD}$  = 1.8 V to 3.6 V

Symbol	Parameter		Conditions <sup>(1)</sup>				
				$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	3	3.3	
	Supply current in	LSI RC osc. (at 38 kHz)	all peripherals OFF	T <sub>A</sub> = 55 °C	3.3	3.6	
				T <sub>A</sub> = 85 °C	4.4	5	
			with TIM2 active <sup>(2)</sup>	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	3.4	3.7	
				T <sub>A</sub> = 55 °C	3.7	4	
I <sub>DD(LPW)</sub>				T <sub>A</sub> = 85 °C	4.8	5.4	μΑ
.DD(LPW)	Low power wait mode			$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	2.35	2.7	μΑ
			all peripherals OFF	T <sub>A</sub> = 55 °C	2.42	2.82	
		LSE external clock <sup>(3)</sup>		T <sub>A</sub> = 85 °C	3.10	3.71	
		(32.768 kHz)	with TIM2 active (2)	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	2.46	2.75	
		,		T <sub>A</sub> = 55 °C	2.50	2.81	
				T <sub>A</sub> = 85 °C	3.16	3.82	

- No floating I/Os.
- 2. Timer 2 clock enabled and counter is running.
- Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to Table 29.




Table 21. Total current consumption and timing in Active-halt mode at  $V_{DD}$  = 1.8 V to 3.6 V

Symbol	Parameter	Condition	ns <sup>(1)</sup>	Тур	Max	Unit	
			$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	0.9	2.1		
		LSI RC (at 38 kHz)	T <sub>A</sub> = 55 °C	1.2	3		
I <sub>DD(AH)</sub>	Supply current in		T <sub>A</sub> = 85 °C	1.5	3.4		
	Active-halt mode	LCE outernal alask (20.769	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	0.5	1.2	μΑ	
		LSE external clock (32.768 kHz) <sup>(2)</sup>	T <sub>A</sub> = 55 °C	0.62	1.4		
		1112)	T <sub>A</sub> = 85 °C	0.88	2.1		
I <sub>DD(WUFAH)</sub>	Supply current during wakeup time from Active-halt mode (using HSI)			2.4		mA	
t <sub>WU_HSI(AH)</sub> (3)(4)	Wakeup time from Active-halt mode to Run mode (using HSI)			4.7	7	μS	
t <sub>WU_LSI(AH)</sub> (3) (4)	Wakeup time from Active-halt mode to Run mode (using LSI)			150		μS	

<sup>1.</sup> No floating I/O, unless otherwise specified.

Table 22. Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal

Symbol	Parameter	Condition <sup>(1)</sup>		Тур	Unit
	Supply current in Active-halt mode	V -19V	LSE	1.15	
		V <sub>DD</sub> = 1.8 V	LSE/32 <sup>(3)</sup>	1.05	- μΑ
(2)		V 0.V	LSE	1.30	
I <sub>DD(AH)</sub> (2)		V <sub>DD</sub> = 3 V	LSE/32 <sup>(3)</sup>	1.20	
		V 0.6.V	LSE	1.45	
		V <sub>DD</sub> = 3.6 V	LSE/32 <sup>(3)</sup>	1.35	

<sup>1.</sup> No floating I/O, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (LSEBYP = 1 in CLK\_ECKCR). When configured for external crystal, the LSE consumption (I<sub>DD LSE</sub>) must be added. Refer to *Table 29*.

<sup>3.</sup> Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after  $t_{WU}$ .

<sup>4.</sup> ULP=0 or ULP=1 and FWU=1 in the PWR\_CSR2 register.

<sup>2.</sup> Based on measurements on bench with 32.768 kHz external crystal oscillator.

<sup>3.</sup> RTC clock is LSE divided by 32.

Table 23. Total current consumption and timing in Halt mode at V<sub>DD</sub> = 1.8 to 3.6 V

Symbol	Parameter	Condition <sup>(1)</sup>	Тур	Max	Unit
I <sub>DD(Halt)</sub>	Supply current in Halt mode (Ultra-low-power ULP bit =1 in the PWR_CSR2 register)	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	350	1400 <sup>(2)</sup>	
		T <sub>A</sub> = 55 °C	580	2000	nA
		T <sub>A</sub> = 85 °C	1160	2800 <sup>(2)</sup>	
I <sub>DD</sub> (WUHait)	Supply current during wakeup time from Halt mode (using HSI)		2.4		mA
t <sub>WU_HSI(Halt)</sub> (3)(4)	Wakeup time from Halt to Run mode (using HSI)		4.7	7	μs
t <sub>WU_LSI(Halt)</sub> (3)(4)	Wakeup time from Halt mode to Run mode (using LSI)		150		μs

<sup>1.</sup>  $T_A = -40$  to 85 °C, no floating I/O, unless otherwise specified.

<sup>2.</sup> Tested in production.

<sup>3.</sup> ULP=0 or ULP=1 and FWU=1 in the PWR\_CSR2 register.

<sup>4.</sup> Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after  $t_{WU}$ .

## **Current consumption of on-chip peripherals**

Table 24. Peripheral current consumption

Symbol	Parameter		Typ. V <sub>DD</sub> = 3.0 V	Unit	
I <sub>DD(TIM2)</sub>	TIM2 supply current (1)		8		
I <sub>DD(TIM3)</sub>	TIM3 supply current (1)		8		
I <sub>DD(TIM4)</sub>	TIM4 timer supply current (1)	3			
I <sub>DD(USART1)</sub>	USART1 supply current (2)	6	0 /0.41-1		
I <sub>DD(SPI1)</sub>	SPI1 supply current (2)	3	μΑ/MHz		
I <sub>DD(I2C1)</sub>	I <sup>2</sup> C1 supply current <sup>(2)</sup>	5			
I <sub>DD(DMA1)</sub>	DMA1 supply current <sup>(2)</sup>	3			
I <sub>DD(WWDG)</sub>	WWDG supply current <sup>(2)</sup>		2		
I <sub>DD(ALL)</sub>	Peripherals ON <sup>(3)</sup>		44	μΑ/MHz	
I <sub>DD(ADC1)</sub>	ADC1 supply current <sup>(4)</sup>		1500		
I <sub>DD(PVD/BOR)</sub>	Power voltage detector and brownout Re (5)	set unit supply current	2.6		
I <sub>DD(BOR)</sub>	Brownout Reset unit supply current (5)		2.4	μΑ	
l== ::	Independent watchdog cumply current	including LSI supply current	0.45		
I <sub>DD(IDWDG)</sub>	Independent watchdog supply current	excluding LSI supply current	0.05		

Data based on a differential I<sub>DD</sub> measurement between all peripherals OFF and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pins toggling. Not tested in production.

Table 25. Current consumption under external reset

Symbol	Parameter	Condition	Тур	Unit	
	0		V <sub>DD</sub> = 1.8 V	48	
$I_{DD(RST)}$		All pins are externally tied to V <sub>DD</sub>	V <sub>DD</sub> = 3 V	76	μΑ
			V <sub>DD</sub> = 3.6 V	91	

<sup>1.</sup> All pins except PA0, PB0 and PB4 are floating under reset. PA0, PB0 and PB4 are configured with pull-up under reset.

<sup>2.</sup> Data based on a differential I<sub>DD</sub> measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in Wait mode in both cases. No I/O pins toggling. Not tested in production.

 $<sup>3. \</sup>quad \text{Peripherals listed above the I}_{\text{DD}(\text{ALL})} \, \text{parameter ON: TIM1, TIM2, TIM3, TIM4, USART1, SPI1, I2C1, DMA1, WWDG. } \\$ 

 $<sup>{\</sup>it 4.} \quad {\it Data based on a differential I}_{\it DD} \ {\it measurement between ADC in reset configuration and continuous ADC conversion.}$ 

<sup>5.</sup> Including supply current of internal reference voltage.

## 8.3.4 Clock and timing characteristics

## **HSE external clock (HSEBYP = 1 in CLK\_ECKCR)**

Subject to general operating conditions for  $V_{DD}$  and  $T_{A}$ .

Table 26. HSE external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	External clock source frequency <sup>(1)</sup>		1		16	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7 x V <sub>DD</sub>		$V_{DD}$	<b>&gt;</b>
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$		0.3 x V <sub>DD</sub>	V
C <sub>in(HSE)</sub>	OSC_IN input capacitance <sup>(1)</sup>			2.6		pF
I <sub>LEAK_HSE</sub>	OSC_IN input leakage current	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>DD</sub>			±1	μΑ

<sup>1.</sup> Data guaranteed by Design, not tested in production.

## LSE external clock (LSEBYP=1 in CLK\_ECKCR)

Subject to general operating conditions for  $V_{DD}$  and  $T_A$ .

Table 27. LSE external clock characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	External clock source frequency <sup>(1)</sup>		32.768		kHz
V <sub>LSEH</sub> <sup>(2)</sup>	OSC32_IN input pin high level voltage	0.7 x V <sub>DD</sub>		$V_{DD}$	V
V <sub>LSEL</sub> <sup>(2)</sup>	OSC32_IN input pin low level voltage	V <sub>SS</sub>		0.3 x V <sub>DD</sub>	V
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>		0.6		pF
I <sub>LEAK_LSE</sub>	OSC32_IN input leakage current			±1	μΑ

<sup>1.</sup> Data guaranteed by Design, not tested in production.

<sup>2.</sup> Data based on characterization results, not tested in production.

#### HSE crystal/ceramic resonator oscillator


The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 28. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE</sub>	High speed external oscillator frequency		1		16	MHz
R <sub>F</sub>	Feedback resistor			200		kΩ
C <sup>(1)</sup>	Recommended load capacitance (2)			20		pF
1	HSE oscillator power consumption	C = 20  pF, $f_{OSC} = 16 \text{ MHz}$			2.5 (startup) 0.7 (stabilized) <sup>(3)</sup>	mA
IDD(HSE)		C = 10 pF, $f_{OSC} = 16 MHz$			2.5 (startup) 0.46 (stabilized) <sup>(3)</sup>	mA
9 <sub>m</sub>	Oscillator transconductance		3.5 <sup>(3)</sup>			mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	$V_{\mbox{\scriptsize DD}}$ is stabilized		1		ms

- 1. C=C<sub>L1</sub>=C<sub>L2</sub> is approximately equivalent to 2 x crystal C<sub>LOAD</sub>.
- 2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R<sub>m</sub> value. Refer to crystal manufacturer for more details
- 3. Data guaranteed by Design. Not tested in production.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation. This
  value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Figure 12. HSE oscillator circuit diagram



## HSE oscillator critical $g_{\rm m}$ formula

$$g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$$

R<sub>m</sub>: Motional resistance (see crystal specification), L<sub>m</sub>: Motional inductance (see crystal specification), C<sub>m</sub>: Motional capacitance (see crystal specification), Co: Shunt capacitance (see crystal specification),

 $C_{L1}=C_{L2}=C$ : Grounded external capacitance

g<sub>m</sub> >> g<sub>mcrit</sub>

### LSE crystal/ceramic resonator oscillator


The LSE clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 29. LSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE</sub>	Low speed external oscillator frequency			32.768		kHz
R <sub>F</sub>	Feedback resistor	$\Delta V = 200 \text{ mV}$		1.2		МΩ
C <sup>(1)</sup>	Recommended load capacitance (2)			8		pF
					1.4 <sup>(3)</sup>	μΑ
		V <sub>DD</sub> = 1.8 V		450		
I <sub>DD(LSE)</sub>	LSE oscillator power consumption	V <sub>DD</sub> = 3 V		600		nA
		V <sub>DD</sub> = 3.6 V		750		
9 <sub>m</sub>	Oscillator transconductance		3 <sup>(3)</sup>			μ <b>A</b> /V
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	$V_{DD}$ is stabilized		1		s

<sup>1.</sup> C=C<sub>L1</sub>=C<sub>L2</sub> is approximately equivalent to 2 x crystal C<sub>LOAD</sub>.

Figure 13. LSE oscillator circuit diagram



The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small R<sub>m</sub> value. Refer to crystal manufacturer for more details.

<sup>3.</sup> Data guaranteed by Design. Not tested in production.

<sup>4.</sup> t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

#### Internal clock sources

Subject to general operating conditions for V<sub>DD</sub>, and T<sub>A</sub>.

#### High speed internal RC oscillator (HSI)


In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Table 30. HSI oscillator characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V		16		MHz
ACC <sub>HSI</sub>	Accuracy of HSI	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25 °C	-1 <sup>(2)</sup>		1 <sup>(2)</sup>	%
	oscillator (factory calibrated)		-5		5	%
TRIM	HSI user trimming	Trimming code ≠ multiple of 16		0.4	0.7	%
I LIIIVI	step <sup>(3)</sup>	Trimming code = multiple of 16			± 1.5	%
t <sub>su(HSI)</sub>	HSI oscillator setup time (wakeup time)			3.7	6 <sup>(4)</sup>	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption			100	140 <sup>(4)</sup>	μΑ

- 1.  $V_{DD}$  = 3.0 V,  $T_A$  = -40 to 85 °C unless otherwise specified.
- 2. Tested in production.
- 3. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0). Refer to the AN3101 "STM8L15x internal RC oscillator calibration" application note for more details.
- 4. Guaranteed by design, not tested in production.

Figure 14. Typical HSI frequency vs.  $V_{DD}$ 



## Low speed internal RC oscillator (LSI)


In the following table, data is based on characterization results, not tested in production.

Table 31. LSI oscillator characteristics

Symbol	Parameter <sup>(1)</sup>	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency		26	38	56	kHz
t <sub>su(LSI)</sub>	LSI oscillator wakeup time				200 <sup>(2)</sup>	μs
I <sub>DD(LSI)</sub>	LSI oscillator frequency drift <sup>(3)</sup>	$0  ^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85  ^{\circ}\text{C}$	-12		11	%

- 1.  $V_{DD}$  = 1.8 V to 3.6 V,  $T_A$  = -40 to 85 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. This is a deviation for an individual part, once the initial frequency has been measured.

Figure 15. Typical LSI frequency vs. V<sub>DD</sub>



### 8.3.5 Memory characteristics

 $T_A = -40$  to 85 °C unless otherwise specified.

Table 32. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{RM}$	Data retention mode (1)	Halt mode (or Reset)	1.8			V

Minimum supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware registers (only in Halt mode). Guaranteed by characterization, not tested in production.

#### Flash memory

Table 33. Flash program and data EEPROM memory

Symbol	Parameter	Conditions	Min	Тур	Max (1)	Unit
V <sub>DD</sub>	Operating voltage (all modes, read/write/erase)	f <sub>SYSCLK</sub> = 16 MHz	1.8		3.6	V
t <sub>prog</sub>	Programming time for 1 or 64 bytes (block) erase/write cycles (on programmed byte)			6		ms
	Programming time for 1 to 64 bytes (block) write cycles (on erased byte)			3		ms
	Programming/ erasing consumption	T <sub>A</sub> =+25 °C, V <sub>DD</sub> = 3.0 V		0.7		mA
Iprog		$T_A = +25  ^{\circ}\text{C},  V_{DD} = 1.8  \text{V}$	0.7			IIIA
t <sub>RET</sub> <sup>(2)</sup>	Data retention (program memory) after 100 erase/write cycles at $T_A$ = -40 to +85 °C	T <sub>RET</sub> = +85 °C	30 <sup>(1)</sup>			vooro
RET`	Data retention (data memory) after 100000 erase/write cycles at T <sub>A</sub> = -40 to +85 °C	T <sub>RET</sub> = +85 °C	30 <sup>(1)</sup>			years
	Erase/write cycles (program memory)		100 <sup>(1)</sup>			cycles
N <sub>RW</sub> <sup>(3)</sup>	Erase/write cycles (data memory)	T <sub>A</sub> = -40 to +85 °C	100 <sup>(1)</sup>			kcycles

<sup>1.</sup> Data based on characterization results, not tested in production.

## 8.3.6 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{\rm SS}$  or above  $V_{\rm DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

<sup>2.</sup> Conforming to JEDEC JESD22a117

<sup>3.</sup> The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes even when a write/erase operation addresses a single byte.

<sup>4.</sup> Data based on characterization performed on the whole data memory.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

Table 34. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on true open-drain pins (PC0 and PC1)	-5	-5 +0	
I <sub>INJ</sub>	Injected current on all five-volt tolerant (FT) pins	-5	+0	mA
	Injected current on all 3.6 V tolerant (TT) pins	-5 +0		
	Injected current on any other pin	-5	+5	

## 8.3.7 I/O port pin characteristics

#### **General characteristics**

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 35. I/O static characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
		Input voltage on true open-drain pins (PC0 and PC1)	V <sub>SS</sub> -0.3		0.3 x V <sub>DD</sub>	
$V_{IL}$	Input low level voltage <sup>(2)</sup>	Input voltage on five-volt tolerant (FT) pins (PA7 and PE0)	V <sub>SS</sub> -0.3		0.3 x V <sub>DD</sub>	V
		Input voltage on 3.6 V tolerant (TT) pins	V <sub>SS</sub> -0.3		0.3 x V <sub>DD</sub>	
		Input voltage on any other pin	V <sub>SS</sub> -0.3		0.3 x V <sub>DD</sub>	
		Input voltage on true open-drain pins (PC0 and PC1) with V <sub>DD</sub> < 2 V	0.70 x V <sub>DD</sub>		5.2	
	Input high level voltage (2)	Input voltage on true open-drain pins (PC0 and PC1) with $V_{DD} \ge 2 \ V$	0.70 X V <sub>DD</sub>		5.5	
$V_{IH}$		Input voltage on five-volt tolerant (FT) pins (PA7 and PE0) with V <sub>DD</sub> < 2 V			5.2	V -
		Input voltage on five-volt tolerant (FT) pins (PA7 and PE0) with $V_{DD} \ge 2 \text{ V}$	0.70 x V <sub>DD</sub>		5.5	
		Input voltage on 3.6 V tolerant (TT) pins			3.6	
		Input voltage on any other pin	0.70 x V <sub>DD</sub>		V <sub>DD</sub> +0.3	
V.	Schmitt trigger voltage	I/Os		200		mV
$V_{hys}$	hysteresis <sup>(3)</sup>	True open drain I/Os		200		] ''''
		$V_{SS} \le V_{IN} \le V_{DD}$ High sink I/Os	-	-	50 <sup>(5)</sup>	
I <sub>lkg</sub>	Input leakage current (4)	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> True open drain I/Os	-	-	200 <sup>(5)</sup>	nA
J		$V_{SS} \le V_{IN} \le V_{DD}$ PA0 with high sink LED driver capability	200 <sup>(5)</sup>		200 <sup>(5)</sup>	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)(6)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	30	45	60	kΩ
C <sub>IO</sub>	I/O pin capacitance			5		pF

- 1.  $V_{DD}$  = 3.0 V,  $T_A$  = -40 to 85 °C unless otherwise specified.
- 2. Data based on characterization results, not tested in production.
- 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
- 4. The max. value may be exceeded if negative current is injected on adjacent pins.
- 5. Not tested in production.
- 6. R<sub>PU</sub> pull-up equivalent resistor based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in *Figure 19*).









Figure 17. Typical  $V_{IL}$  and  $V_{IH}$  vs.  $V_{DD}$  (true open drain I/Os)









#### **Output driving current**

Subject to general operating conditions for  $V_{DD}$  and  $T_A$  unless otherwise specified.

Table 36. Output driving current (high sink ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
		Output low level voltage for an I/O pin	$I_{IO} = +2 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.45	٧
	V <sub>OL</sub> <sup>(1)</sup>		$I_{IO} = +2 \text{ mA},$ $V_{DD} = 1.8 \text{ V}$		0.45	٧
High sink			$I_{IO} = +10 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.7	٧
High		Output high level voltage for an I/O pin	$I_{IO}$ = -2 mA, $V_{DD}$ = 3.0 V	V <sub>DD</sub> -0.45		٧
			I <sub>IO</sub> = -1 mA, V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> -0.45		٧
			I <sub>IO</sub> = -10 mA, V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> -0.7		٧

The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

Table 37. Output driving current (true open drain ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
drain	V (1)		$I_{IO} = +3 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.45	V
Open drain $\Lambda^{OP}$	VOL.,	Output low level voltage for all 1/O pill	$I_{IO} = +1 \text{ mA},$ $V_{DD} = 1.8 \text{ V}$		0.45	V

The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

Table 38. Output driving current (PA0 with high sink LED driver capability)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
R	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	$I_{IO} = +20 \text{ mA},$ $V_{DD} = 2.0 \text{ V}$		0.45	V

The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>2.</sup> The  $I_{IO}$  current sourced must always respect the absolute maximum rating specified in *Table 13* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

Figure 20. Typ.  $V_{OL}$  @  $V_{DD}$  = 3.0 V (high sink ports) Figure 21. Typ.  $V_{OL}$  @  $V_{DD}$  = 1.8 V (high sink ports)




Figure 22. Typ.  $V_{OL} @ V_{DD} = 3.0 \text{ V}$  (true open drain ports)

Figure 23. Typ.  $V_{OL} @ V_{DD} = 1.8 \text{ V (true open drain ports)}$ 





Figure 24. Typ.  $V_{DD}$  -  $V_{OH}$  @  $V_{DD}$  = 3.0 V (high Figure 25. Typ.  $V_{DD}$  -  $V_{OH}$  @  $V_{DD}$  = 1.8 V (high sink ports)



## **NRST** pin


Subject to general operating conditions for  $V_{\mbox{\scriptsize DD}}$  and  $T_{\mbox{\scriptsize A}}$  unless otherwise specified.

NRST pin characteristics Table 39.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage (1)		$V_{SS}$		0.8	
V <sub>IH(NRST)</sub>	NRST input high level voltage (1)		1.4		$V_{DD}$	
V <sub>OL(NRST)</sub>	NRST output low level voltage (1)	$I_{OL} = 2 \text{ mA}$ for 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V $I_{OL} = 1.5 \text{ mA}$ for V <sub>DD</sub> $<$ 2.7 V			0.4	V
V <sub>HYST</sub>	NRST input hysteresis <sup>(3)</sup>		10%V <sub>DD</sub>			mV
R <sub>PU(NRST)</sub>	NRST pull-up equivalent resistor		30	45	60	kΩ
V <sub>F(NRST)</sub>	NRST input filtered pulse (3)				50	ne
V <sub>NF(NRST)</sub>	NRST input not filtered pulse (3)		300			ns

- 1. Data based on characterization results, not tested in production.
- 2. 200 mV min.
- 3. Data guaranteed by design, not tested in production.








Figure 27. Typical NRST pull-up current I<sub>DU</sub> vs. V<sub>DD</sub>

The reset network shown in *Figure 28* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max. level specified in *Table 39*. Otherwise the reset is not taken into account internally.

For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, attention must be paid to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. The minimum recommended capacity is 10 nF.

EXTERNAL RESET CIRCUIT (Optional)

Figure 28. Recommended NRST pin configuration

#### 8.3.8 Communication interfaces

### SPI1 - Serial peripheral interface

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under ambient temperature, f<sub>SYSCLK</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in *Section 8.3.1*. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 40. SPI1 characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Max	Unit
f <sub>SCK</sub>	SPI1 clock frequency	Master mode	0	8	
1/t <sub>c(SCK)</sub>	SFIT clock frequency	Slave mode	0	8	MHz
t <sub>r(SCK)</sub>	SPI1 clock rise and fall time	Capacitive load: C = 30 pF	-	30	ns
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4 x 1/f <sub>SYSCLK</sub>	-	
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	80	-	
t <sub>w(SCKH)</sub> (2) t <sub>w(SCKL)</sub> (2)	SCK high and low time	Master mode, f <sub>MASTER</sub> = 8 MHz, f <sub>SCK</sub> = 4 MHz	105	145	
t <sub>su(MI)</sub> (2) t <sub>su(SI)</sub> (2)	Data input setup time	Master mode	30	-	
t <sub>su(SI)</sub> (2)	Data input setup time	Slave mode	3	-	
t <sub>h(MI)</sub> (2) t <sub>h(SI)</sub> (2)	Data input hold time	Master mode	15	-	
t <sub>h(SI)</sub> (2)	Data input noid time	Slave mode	0	-	
t <sub>a(SO)</sub> (2)(3)	Data output access time	Slave mode	-	3x 1/f <sub>SYSCLK</sub>	
t <sub>dis(SO)</sub> (2)(4)	Data output disable time	Slave mode	30	-	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode (after enable edge)	-	60	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode (after enable edge)	-	20	
t <sub>h(SO)</sub> (2)		Slave mode (after enable edge)	15	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode (after enable edge)	1	-	

<sup>1.</sup> Parameters are given by selecting 10 MHz I/O output frequency.

<sup>2.</sup> Values based on design simulation and/or characterization results, and not tested in production.


<sup>3.</sup> Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

<sup>4.</sup> Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.

NSS input tSU(NSS) tc(SCK) th(NSS) CPHA=0 th CPHA=0 CPOL=0 CPOL=1 tw(SCKH); CPHA=0 tw(SCKL) tv(SO) + tr(SCK) <sup>t</sup>dis(SO) + th(SO) ta(SO) + tf(SCK) MISO MSB OUT LSB OUT BIT6 OUT OUTPUT tsu(SI) → MOSI MSB IN BIT1 IN LSB IN INPUT <sup>-t</sup>h(SI) ai14134


Figure 29. SPI1 timing diagram - slave mode and CPHA=0





1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Figure 31. SPI1 timing diagram - master mode



<sup>1.</sup> Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

### I<sup>2</sup>C - Inter IC control interface

Subject to general operating conditions for  $V_{DD}$ ,  $f_{SYSCLK}$ , and  $T_A$  unless otherwise specified.

The STM8L I<sup>2</sup>C interface (I2C1) meets the requirements of the Standard I<sup>2</sup>C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 41. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C		Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
		Min <sup>(2)</sup>	Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		0
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μS
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0		0	900	
$t_{r(SDA)} \ t_{r(SCL)}$	SDA and SCL rise time		1000		300	ns
t <sub>f(SDA)</sub>	SDA and SCL fall time		300		300	
t <sub>h(STA)</sub>	START condition hold time	4.0		0.6		
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		0.6		μS
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		μS
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3		μS
C <sub>b</sub>	Capacitive load for each bus line		400		400	pF

<sup>1.</sup>  $f_{SYSCLK}$  must be at least equal to 8 MHz to achieve max fast  $I^2C$  speed (400 kHz).

Note:

For speeds around 200 kHz, the achieved speed can have a  $\pm$  5% tolerance For other speed ranges, the achieved speed can have a  $\pm$  2% tolerance The above variations depend on the accuracy of the external components used.

<sup>2.</sup> Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.




Figure 32. Typical application with I<sup>2</sup>C bus and timing diagram <sup>1)</sup>

1. Measurement points are done at CMOS levels: 0.3 x  $\rm V_{DD}$  and 0.7 x  $\rm V_{DD}$ 

## 8.3.9 Embedded reference voltage

In the following table, data is based on characterization results, not tested in production, unless otherwise specified.

Table 42. Reference voltage characteristics

Symbol	Parameter	Conditions	Min	Тур	Max.	Unit
I <sub>REFINT</sub>	Internal reference voltage consumption			1.4		μΑ
T <sub>S_VREFINT</sub> <sup>(1)(2)</sup>	ADC sampling time when reading the internal reference voltage			5	10	μs
I <sub>BUF</sub> <sup>(2)</sup>	Internal reference voltage buffer consumption (used for ADC)			13.5	25	μΑ
V <sub>REFINT out</sub>	Reference voltage output		1.202 <sup>(3)</sup>	1.224	1.242 <sup>(3)</sup>	V
I <sub>LPBUF</sub> <sup>(2)</sup>	Internal reference voltage low power buffer consumption			730	1200	nA
I <sub>REFOUT</sub> <sup>(2)</sup>	Buffer output current <sup>(4)</sup>				1	μΑ
C <sub>REFOUT</sub>	Reference voltage output load				50	pF
t <sub>VREFINT</sub>	Internal reference voltage startup time			2	3	ms
t <sub>BUFEN</sub> (2)	Internal reference voltage buffer startup time once enabled <sup>(1)</sup>				10	μs
ACC <sub>VREFINT</sub>	Accuracy of V <sub>REFINT</sub> stored in the VREFINT_Factory_CONV byte <sup>(5)</sup>				± 5	mV
STAD	Stability of V <sub>REFINT</sub> over temperature	-40 °C ≤ T <sub>A</sub> ≤ 85 °C		20	50	ppm/°C
STAB <sub>VREFINT</sub>	Stability of V <sub>REFINT</sub> over temperature	$\begin{array}{c} 0 \ ^{\circ}C \leq T_{A} \leq \ 50 \\ ^{\circ}C \end{array}$			20	ppm/°C
STAB <sub>VREFINT</sub>	Stability of V <sub>REFINT</sub> after 1000 hours				TBD	ppm

<sup>1.</sup> Defined when ADC output reaches its final value  $\pm 1/2$ LSB

<sup>2.</sup> Data guaranteed by Design. Not tested in production.

<sup>3.</sup> Tested in production at  $V_{DD} = 3 \text{ V} \pm 10 \text{ mV}$ .

<sup>4.</sup> To guaranty less than 1%  $\ensuremath{V_{\text{REFOUT}}}$  deviation.

<sup>5.</sup> Measured at  $V_{DD}$  = 3 V ±10 mV. This value takes into account  $V_{DD}$  accuracy and ADC conversion accuracy.

## 8.3.10 12-bit ADC1 characteristics

In the following table, data is guaranteed by design, not tested in production.

Table 43. ADC1 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage		1.8		3.6	V
V	Reference supply	$2.4~V \le V_{DDA} \le ~3.6~V$	2.4		$V_{DDA}$	V
V <sub>REF+</sub>	voltage	$1.8~V \le V_{DDA} \le~2.4~V$		V <sub>DDA</sub>		V
V <sub>REF-</sub>	Lower reference voltage			V <sub>SSA</sub>		V
I <sub>VDDA</sub>	Current on the VDDA input pin			1000	1450	μΑ
I <sub>VREF+</sub>	Current on the VREF+			400	700 (peak) <sup>(1)</sup>	μΑ
'VHEF+	input pin			400	450 (average) <sup>(1)</sup>	μΑ
V <sub>AIN</sub>	Conversion voltage range		0 <sup>(2)</sup>		V <sub>REF+</sub>	
T <sub>A</sub>	Temperature range		-40		85	°C
R <sub>AIN</sub>	External resistance on	on PF0 fast channel			50 <sup>(3)</sup>	kΩ
··AIN	V <sub>AIN</sub>	on all other channels			30	K22
C <sub>ADC</sub>	Internal sample and	on PF0 fast channel		16		pF
OADC	hold capacitor	on all other channels		10		рі
f <sub>ADC</sub>	ADC sampling clock	2.4 V≤ V <sub>DDA</sub> ≤ 3.6 V without zooming	0.320		16	MHz
IADC	frequency	1.8 V≤ V <sub>DDA</sub> ≤ 2.4 V with zooming	0.320		8	MHz
f <sub>CONV</sub>	12-bit conversion rate	V <sub>AIN</sub> on PF0 fast channel			1 <sup>(4)(5)</sup>	MHz
CONV	12-bit conversion rate	V <sub>AIN</sub> on all other channels			760 <sup>(4)(5)</sup>	kHz
f <sub>TRIG</sub>	External trigger frequency				t <sub>conv</sub>	1/f <sub>ADC</sub>
t <sub>LAT</sub>	External trigger latency				3.5	1/f <sub>SYSCLK</sub>

Table 43. ADC1 characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>AIN</sub> on PF0 fast channel V <sub>DDA</sub> < 2.4 V	0.43 <sup>(4)(5)</sup>			μs
t <sub>S</sub>	Sampling time	$V_{AIN}$ on PF0 fast channel 2.4 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V	0.22 <sup>(4)(5)</sup>			μs
		V <sub>AIN</sub> on slow channels V <sub>DDA</sub> < 2.4 V	0.86 <sup>(4)(5)</sup>			μs
		$V_{AIN}$ on slow channels 2.4 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V	0.41 <sup>(4)(5)</sup>			μs
	12-bit conversion time			12 + t <sub>S</sub>		1/f <sub>ADC</sub>
t <sub>conv</sub>	12-bit conversion time	16 MHz		1 <sup>(4)</sup>		μs
t <sub>WKUP</sub>	Wakeup time from OFF state				3	μs
<b>.</b> (6)	Time before a new	T <sub>A</sub> = +25 °C			1 <sup>(7)</sup>	s
t <sub>IDLE</sub> <sup>(6)</sup>	conversion	T <sub>A</sub> = +70 °C			20 <sup>(7)</sup>	ms
t <sub>VREFINT</sub>	Internal reference voltage startup time				refer to Table 42	ms

- The current consumption through  $V_{REF}$  is composed of two parameters: one constant (max 300  $\mu$ A) one variable (max 400  $\mu$ A), only during sampling time + 2 first conversion pulses. So, peak consumption is 300+400 = 700  $\mu$ A and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450  $\mu$ A at 1Msps
- 2.  $V_{REF-}$  or  $V_{DDA}$  must be tied to ground.
- 3. Guaranteed by design, not tested in production.
- 4. Minimum sampling and conversion time is reached for maximum Rext = 0.5 k $\Omega$ .
- 5. Value obtained for continuous conversion on fast channel.
- 6. The time between 2 conversions, or between ADC ON and the first conversion must be lower than t<sub>IDLE</sub>.
- 7. The  $t_{\text{IDLE}}$  maximum value is  $\infty$  on the "Z" revision code of the device.

In the following three tables, data is guaranteed by characterization result, not tested in production.

Table 44. ADC1 accuracy with  $V_{DDA} = 3.3 \text{ V}$  to 2.5 V

Symbol	Parameter	Conditions	Тур	Max	Unit
		f <sub>ADC</sub> = 16 MHz	1	1.6	
DNL	Differential non linearity	f <sub>ADC</sub> = 8 MHz	1	1.6	
		f <sub>ADC</sub> = 4 MHz	1	1.5	
		f <sub>ADC</sub> = 16 MHz	1.2	2	
INL	Integral non linearity	f <sub>ADC</sub> = 8 MHz	1.2	1.8	LSB
		f <sub>ADC</sub> = 4 MHz	1.2	1.7	
	Total unadjusted error	f <sub>ADC</sub> = 16 MHz	2.2	3.0	
TUE		f <sub>ADC</sub> = 8 MHz	1.8	2.5	
		f <sub>ADC</sub> = 4 MHz	1.8	2.3	
		f <sub>ADC</sub> = 16 MHz	1.5	2	
Offset	Offset error	f <sub>ADC</sub> = 8 MHz	1	1.5	
		f <sub>ADC</sub> = 4 MHz	0.7	1.2	LSB
		f <sub>ADC</sub> = 16 MHz			LOD
Gain	Gain error	f <sub>ADC</sub> = 8 MHz	1	1.5	
		f <sub>ADC</sub> = 4 MHz			

Table 45. ADC1 accuracy with  $V_{DDA} = 2.4 \text{ V}$  to 3.6 V

Symbol	ymbol Parameter		Max	Unit
DNL	Differential non linearity	1	2	LSB
INL	Integral non linearity		3	LSB
TUE	Total unadjusted error	2	4	LSB
Offset	Offset error	1	2	LSB
Gain	Gain error	1.5	3	LSB

Table 46. ADC1 accuracy with  $V_{DDA} = V_{REF+} = 1.8 \text{ V}$  to 2.4 V

Symbol	Parameter	Тур	Max	Unit
DNL	Differential non linearity	1	2	LSB
INL	Integral non linearity	2	3	LSB
TUE	Total unadjusted error	3	5	LSB
Offset	Offset Offset error		3	LSB
Gain	Gain error	2	3	LSB





Figure 33. ADC1 accuracy characteristics





- Refer to Table 43 for the values of  $R_{AIN}$  and  $C_{ADC}$ .
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

Electrical parameters STM8L051F3




Figure 35. Maximum dynamic current consumption on V<sub>REF+</sub> supply pin during ADC conversion


Table 47.  $R_{AIN}$  max for  $f_{ADC} = 16 \text{ MHz}^{(1)}$ 

	R <sub>AIN</sub> max (kohm)					
Ts (cycles)	Ts (µs)	Slow channels		Fast channels		
		2.4 V < V <sub>DDA</sub> < 3.6 V	1.8 V < V <sub>DDA</sub> < 2.4 V	2.4 V < V <sub>DDA</sub> < 3.3 V	1.8 V < V <sub>DDA</sub> < 2.4 V	
4	0.25	Not allowed	Not allowed	0.7	Not allowed	
9	0.5625	0.8	Not allowed	2.0	1.0	
16	1	2.0	0.8	4.0	3.0	
24	1.5	3.0	1.8	6.0	4.5	
48	3	6.8	4.0	15.0	10.0	
96	6	15.0	10.0	30.0	20.0	
192	12	32.0	25.0	50.0	40.0	
384	24	50.0	50.0	50.0	50.0	


<sup>1.</sup> Guaranteed by design, not tested in production.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 36* or *Figure 37*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. Good quality ceramic 10 nF capacitors should be used. They should be placed as close as possible to the chip.







#### 8.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

#### Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 48. EMS data

Symbol	Parameter	Conditio	Level/ Class	
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, $f_{CPU}$ = 16 MHz, conforms to IEC 61000		3B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = +25 °C, f <sub>CPU</sub> = 16 MHz,	Using HSI	4A
I VOD AND VEEDINS 10 INDUCE A T	conforms to IEC 61000	Using HSE	2B	

#### Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC61967-2 which specifies the board and the loading of each pin.

Table 49. EMI data (1)

Symbol	Parameter	Conditions	Monitored	Max vs.	Unit	
Symbol	Syllibol	raiailletei	Conditions	frequency band	16 MHz	Oill
	Peak level	$V_{DD} = 3.6 \text{ V},$ $T_{A} = +25 \text{ °C},$ $LQFP32$ $conforming to$ $IEC61967-2$	0.1 MHz to 30 MHz	-3		
S			30 MHz to 130 MHz	9	dΒμV	
S <sub>EMI</sub>			130 MHz to 1 GHz	4		
			SAE EMI Level	2	-	

<sup>1.</sup> Not tested in production.

### Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). Two models can be simulated: human body model and charge device model. This test conforms to the JESD22-A114A/A115A standard.

Table 50. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T _ +25 °C	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C	500	V

<sup>1.</sup> Data based on characterization results, not tested in production.

### Static latch-up

• LU: 3 complementary static tests are required on 6 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 51. Electrical sensitivities

Symbol	Parameter	Class	
LU	Static latch-up class	II	

# 9 Package characteristics

## 9.1 ECOPACK


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

88/93 Doc ID 023465 Rev 1

# 9.2 Package mechanical data

## 9.2.1 20-lead thin shrink small package (TSSOP20)

Figure 38. TSSOP20 20-lead thin shrink small package Figure 39. TSSOP20 recommended outline footprint



- 1. Drawing is not to scale
- 2. Dimensions are in millimeters

Table 52. TSSOP20 20-lead thin shrink small package, mechanical data

Dim.	mm			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α			1.2			0.0472
A1	0.05		0.15	0.0020		0.0059
A2	0.8	1	1.05	0.0315	0.0394	0.0413
b	0.19		0.3	0.0075		0.0118
С	0.09		0.2	0.0035		0.0079
D	6.4	6.5	6.6	0.2520	0.2559	0.2598
Е	6.2	6.4	6.6	0.2441	0.252	0.2598
E1	4.3	4.4	4.5	0.1693	0.1732	0.1772
е	-	0.65	-		0.0256	-
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1		1			0.0394	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

### 9.3 Thermal characteristics

The maximum chip junction temperature (T<sub>Jmax</sub>) must never exceed the values given in *Table 15: General operating conditions on page 48*.

The maximum chip-junction temperature, T<sub>Jmax</sub>, in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

#### Where:

- T<sub>Amax</sub> is the maximum ambient temperature in °C
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance in °C/W
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $P_{Dmax} = P_{INTmax} + P_{I/Omax}$ )
- P<sub>INTmax</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.
- P<sub>I/Omax</sub> represents the maximum power dissipation on output pins Where:

$$P_{I/Omax} = \Sigma \left( V_{OL} * I_{OL} \right) + \Sigma ((V_{DD} * V_{OH}) * I_{OH}),$$
 taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.


Table 53. Thermal characteristics<sup>(1)</sup>

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient TSSOP20	110	°C/W

<sup>1.</sup> Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection

# 10 Device ordering information

Figure 40. Low density value line STM8L051F3 ordering information scheme



For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please contact the ST sales office nearest to you.

Revision history STM8L051F3

# 11 Revision history

Table 54. Document revision history

Date	Revision	Changes
01-Aug-2012	1	Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

