
# ● Block Diagram:

# ■ Datapath:

Step 1:當 AXI-lite write 將 Tap parameter 送進 Bram tap 裡,若 waddr 是 00 就存入 ap\_reg。

Step2:tb 檢查 Tap data,則我的 design 將 tap data 從 bram 讀出,並透過 AXI-lite read 傳回 tb。

Step3:當收到 ap\_start,AXI-stream read 開始將 data 收進來並進行 fir 的乘加法累加,當累加完成後,output reg 將結果給 AXI-Stream write bridge。



# ■ Control signals :

我將 Finite state machine 分成三部分,Fir、AXI-lite read、AXI-lite write,由於該 spec 的行為在同一時間中彼此控制不會重疊,因此這三個 FSM 彼此不用多做控制來避免重疊的事情發生。

#### Fir FSM

共有 4 個 state, S\_IDLE 時, Fir 電路尚未啟動,當 ap\_start 訊號起動,將 state 移至 S GET。

S\_GET 用來將 x[i] data 從 AXI-stream read 傳進來,同時存入bram\_data,並同時將上次算好的 fir 結果給 AXI-stream write。
S\_CAL 用來計算 fir,利用 counter 計數 11 個 cycle 將 fir 用相乘累加的方式完成,完成後將 state 回到 S GET 收下一筆 x[] data,而當 ss last

get data from ss\_data sent ssready and read it into bram data when get ap[2:0] = 3'b001 S\_IDLE S\_GET and set ap[2:0] = 3'b000 when counter count to 10 sm\_tready && sm\_tvalid and sent result to sm\_data S\_OUT S\_CAL when ss\_last rise set ap[2:0] = 3'b110 get data from tap & data bram Calculate result for 10 cycle

升起時,代表沒資料可收了, state 移至 S OUT。


## AXI write & read FSM:

這兩個的行為模式非常相近,但為了分出 write read,才產生兩個 FSM。

AW IDLE、AR IDLE:為 AXI 未啟動的狀態。

AW\_DATA、AR\_DATA:當 AXI 收到不是 0x00 的 address,也就是收 Tap parameter / data length,這個 state 用來區分 ap 指令與 tap parameter,以利控制線使用。

AW\_CMD、AR\_CMD: AXI addr 為 0x00,AR\_CMD 把 design 裡的 ap reg 傳回給 testbench,AW\_CMD 則是讀 testbench 送過來的 ap 指令。



### Describe operation :

- How to receive data-in and tap parameters and place into SRAM: 我的想法是將Tap-parameter在SRAM的位置是固定的,再透過一些方法 把X從SRAM中拿出相對應的資料,為此當tap parameter從AXI-lite write 進來時,只需與SRAM對接,並address做offset就好了。 而X[i] data則是用了First in First out的想法,用一個reg去記下最後一個 data在SRAM中的位置,當新的X[i]資料來時將其複寫,此時下一個位 置就會是新的最後一個位置,此時reg就更新,而這行為模式像是 counter一樣。
- How to access shiftram and tapRAM to do computation:

  那 SRAM 並沒有 shift 的功能,若我們利用 address 的方法模擬 shift 的作法則是非常耗時的,因為我們必須把每個 address 的資料讀出來在寫回去下一個位置(2\*n cycle per shift | n 為 fir 中 coefficient 的長度),,並且每次乘法都要執行此動作,花的 cycle 數是非常可觀的,為此我們改用控制 address 的方式得到我們要的結果。


首先,SRAM data 會延後一個 cycle 才會把結果值 output 出去,因此最快完成一個 fir 點的 cycle 數為 n+1,此外我們還得用 AXI-stream 將新的 X[i] data 讀進來並存回去,使 SRAM access cycle 也剛好 n+ 1( n read and 1 write)。

完整流程是:我先將 X[i]從 AXI 讀出,並寫入 SRAM,同時 tap SRAM 讀 T[10]的值,但要下個 cycle 才能得到 T[10]的值因此 X[i]的值要先存 入暫存器中,下個 cycle 時,SRAM address 讀第二筆的 X 跟 Tap,同時 做第一筆的乘加...以此類推,做到第 11 筆 data 為止。

## How ap\_done is generated:

當fir process完成、最後一筆資料送到tb後,ap\_done拉起,而正是此時S\_OUT state要轉到S\_IDLE state,利用這條件我把design中ap reg的apdone 與ap\_idle flag拉起,並等到AXI read送第一次address = 0的read動作完成後,再將ap\_done降下,而ap\_idle仍然為0,直到AXI write更改ap\_start時在歸零。

## Resource usage: including FF, LUT, BRAM



```
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10
Start RTL Component Statistics
Detailed RTL Component Info :
+---Adders :
          2 Input 32 Bit
                               Adders := 1
          2 Input 12 Bit Adders := 1
3 Input 5 Bit Adders := 2
          2 Input 4 Bit
                              Adders := 4
+---Registers :
                     32 Bit Registers := 3
                      7 Bit Registers := 1
                      4 Bit Registers := 3
                      3 Bit
                               Registers := 2
                               Registers := 2
                      1 Bit
+---Multipliers :
                    32x32 Multipliers := 1
+---Muxes :
          4 Input 32 Bit
                                Muxes := 1
          2 Input 32 Bit
                                Muxes := 8
          2 Input 12 Bit
4 Input 12 Bit
2 Input 7 Bit
                               Muxes := 2
         Finished RTL Component Statistics
Start Part Resource Summary
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
Finished Part Resource Summary
```

#### Timing Report :

**Design Timing Summary** 

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	0.529 ns	Worst Hold Slack (WHS):	0.002 ns	Worst Pulse Width Slack (WPWS):	2.725 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	179	Total Number of Endpoints:	179	Total Number of Endpoints:	127

### Setup longest timing path -0.512ns (require - arrival time) :

```
Delay type
                                                                                                Incr(ns) Path(ns)
                                                                                                                                              Netlist Resource(s)
Location
                                            (clock axis_clk rise edge)
                                                                                                       0.000
0.000
0.000
                                                                                                                            0.000 r
0.000 r
0.000
                                                                                                                                            axis_clk (IN)
axis_clk_IBUF_inst/I
axis_clk_IBUF_inst/INBUF_INST/PAD
axis_clk_IBUF_inst/INBUF_INST/O
axis_clk_IBUF_inst/OUT
axis_clk_IBUF_inst/IBUFCTRL_INST/I
                                            net (fo=0)
                                           INBUF (Prop_INBUF_PAD_0)
net (fo=1, unplaced)
                                                                                                       1.026
                                            IBUFCTRL (Prop_IBUFCTRL_I_0)
                                                                                                                                             axis_clk_IBUF_inst/IBUFCTRL_INST/O
axis_clk_IBUF
axis_clk_IBUF_BUFG_inst/I
axis_clk_IBUF_BUFG_inst/O
axis_clk_IBUF_BUFG
coe_cnt_reg[1]/C
                                                                                                      0.000
0.256
                                                                                                                           1.026 r
1.282
                                            net (fo=1, unplaced)
                                           BUFGCE (Prop_BUFGCE_I_0)
net (fo=126, unplaced)
FDCE
                                                                                                       0.044
2.584
                                                                                                                            1.326 r
3.910
                                                                                                                                             coe_cnt_reg[1]/Q
coe_cnt[1]
mul_result_i_1/1
mul_result_i_1/0
mul_result_0/8[16]
mul_result_0/DSP_A_B_DATA_INST/B[16]
                                            FDCE (Prop_FDCE_C_Q)
net (fo=79, unplaced)
                                                                                                      0.114
0.194
                                                                                                                           4.024 r
4.218
                                                                                                                            4.406 f
4.658
                                            LUT6 (Prop_LUT6_I1_0)
net (fo=2, unplaced)
                                                                                                      0.188
0.252
                                          0.216 4.874 r mul_result_0/DSP_A_B_DATA_INST/B2_DATA[16]
net (fo=1, unplaced) 0.000 4.874 mul_result_0/DSP_A_B_DATA_82_DATA(16)
DSP_PREADO_DATA (Prop_DSP_PREADO_DATA_B2_DATA[16] B2B1[16])
0.007 4.971 c sull passion
                                           DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
0.067 5.811 r
net (fo=1, unplaced) 0.000 5.811
                                                                                                                                              mul_result__0/DSP_M_DATA_INST/U_DATA[43]
mul_result__0/DSP_M_DATA_U_DATA<43>
mul_result__0/DSP_ALU_INST/U_DATA[43]
                                            DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                          DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])

0.727 6.538 f mul_result__0/DSP_ALU_INST/ALU_OUT[47]

net (fo=1, unplaced) 0.000 6.538 mul_result__0/DSP_ALU_INST/ALU_OUT<47>
f mul_result__0/DSP_ALU_ALU_OUT<47>
DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])

0.167 6.705 r mul_result__0/DSP_OUTPUT_INST/PCOUT[47]

net (fo=1, unplaced) 0.014 6.719 mul_result__1/PCIN[47]

DSP_ALU_/Page_DSP_ALU_BCIN[47]_ALU_OUT[43])
                                           DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
0.739 7.458 f
net (fo=1, unplaced) 0.000 7.458
                                                                                                                                             mul_result__1/DSP_ALU_INST/ALU_OUT[0]
mul_result__1/DSP_ALU.ALU_OUT<0>
mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                                           DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
0.146 7.694
net (fo=2, unplaced) 0.258 7.862
                                                                                                                                              mul_result__1/DSP_OUTPUT_INST/P[0]
                                                                                                                            7.604
7.862
                                                                                                                                             mul_result_1_n_105
acc_reg[23]_i_18/10
acc_reg[23]_i_18/0
acc_reg[23]_i_18_n_0
acc_reg_reg[23]_i_11/5[1]
                                            LUT2 (Prop_LUT2_I0_0)
net (fo=1, unplaced)
                                                                                                      0.083
0.021
                                           CARRY8 (Prop_CARRY8_S[1]_CO[7])
8.269
net (fo=1, unplaced) 0.006
                                                                                                                                              acc_reg_reg[23]_i_11/CO[7]
acc_reg_reg[23]_i_11_n_0
acc_reg_reg[31]_i_14/CI
                                                                                                                            8.241
                                           CARRY8 (Prop_CARRY8_CI_0[1])
                                                                                                                                             acc_reg_reg[31]_i_14/0[1]
mul_result__3[25]
acc_reg[31]_i_12/I1
acc_reg[31]_i_12/0
acc_reg[31]_i_12_n_0
acc_reg_reg[31]_i_5/S[1]
                                                                                                      0.106
0.216
                                                                                                                            8.347 r
8.563
                                            net (fo=1, unplaced)
                                           LUT2 (Prop_LUT2_I1_0)
net (fo=1, unplaced)
                                                                                                       0.058
                                                                                                                            8.621 r
8.642
                                            CARRY8 (Prop_CARRY8_S[1]_0[7])
                                                                                                                                             acc_reg_reg[31]_i_5/0[7]
acc_reg[31]
acc_reg[31]_i_2/I0
acc_reg[31]_i_2/0
p_1_in[31]
acc_reg_reg[31]/D
                                                                                                       0.327
0.151
                                                                                                                           8.969 r
9.120
                                            net (fo=1, unplaced)
                                            LUT3 (Prop_LUT3_I0_0)
net (fo=1, unplaced)
FDCE
```

```
(clock axis_clk rise edge)
                                                                    6.000
                                                                                 6.000 r
                                                                                 6.000 r axis_clk (IN)
6.000 axis_clk IBUF
                             net (fo=0)
                                                                    0.000
                                                                                             axis_clk_IBUF_inst/I
                                                                                         axis_clk_IBUF_inst/INBUF_INST/PAD
r axis_clk_IBUF_inst/INBUF_INST/O
axis_clk_IBUF_inst/OUT
r axis_clk_IBUF_inst/IBUFCTRL_INST/I
                             INBUF (Prop_INBUF_PAD_0)
net (fo=1, unplaced)
                                                                                 6.518 r
                                                                    0.518
                                                                    0.000
                                                                                 6.518
                             IBUFCTRL (Prop_IBUFCTRL_I_0)
                                                                    0.000
0.206
                                                                                 6.518 r axis_clk_IBUF_inst/IBUFCTRL_INST/O
                                                                                            axis_clk_IBUF
axis_clk_IBUF_BUFG_inst/I
axis_clk_IBUF_BUFG_inst/O
axis_clk_IBUF_BUFG
                             net (fo=1, unplaced)
                                                                                 6.724
                             BUFGCE (Prop_BUFGCE_I_O)
net (fo=126, unplaced)
FDCE
                                                                                 6.763 r
9.202
                                                                    0.039
2.439
                                                                                            acc_reg_reg[31]/C
                             clock pessimism
                                                                    0.562
                                                                                 9.765
                             clock uncertainty
FDCE (Setup_FDCE_C_D)
                                                                   -0.035
0.044
                                                                                 9.773
                                                                                             acc reg reg[31]
                             required time
                                                                                 9.773
                             arrival time
                             slack
                                                                                 0.529
```

### ■ Hold min timing path:

```
Min Delay Paths
                                               0.002ns (arrival time - required time)

cnt_reg[2]/C

(rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@3.000ns period=6.000ns})

cnt_reg[3]/D

(rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@3.000ns period=6.000ns})
Slack (MET) :
Source:
  (rising edge-triggered cell FULL clocked by axis_clk {ri axis_clk Mold (Min at Fast Process Corner) 0.000ns (axis_clk rise@0.000ns - axis_clk rise@0.000ns) 0.191ns (logic 0.120ns (62.827%) route 0.071ns (37.173%)) 1 (LUTS=1)
      Location
                                             Delay type
                                             (clock axis_clk rise edge)
                                                                                                                     0.000 r

0.000 r axis_clk (IN)|

0.000 axis_clk_IBUF_inst/I

r axis_clk_IBUF_inst/INBUF_INST/PAD

0.449 r axis_clk_IBUF_inst/OUT

0.449 axis_clk_IBUF_inst/OUT

r axis_clk_IBUF_inst/IBUFCTRL_INST/I
                                             net (fo=0)
                                             INBUF (Prop_INBUF_PAD_O)
net (fo=1, unplaced)
                                                                                                    0.449
                                             IBUFCTRL (Prop_IBUFCTRL_I_0)
                                                                                                                      0.449 r axis_clk_IBUF_inst/IBUFCTRL_INST/O
0.547 axis_clk_IBUF
                                                                                                    0.000
0.098
                                                                                                                      0.547 axis_clk_IBUF
r axis_clk_IBUF_BUFG_inst/I
0.570 r axis_clk_IBUF_BUFG_inst/O
1.684 axis_clk_IBUF_BUFG
                                             net (fo=1, unplaced)
                                             BUFGCE (Prop_BUFGCE_I_O)
net (fo=126, unplaced)
FDCE
                                                                                                                                       cnt_reg[2]/C
                                             FDCE (Prop_FDCE_C_Q) net (fo=6, unplaced)
                                                                                                                      1.768 r
1.821
                                                                                                                                       cnt_reg[2]/Q
                                                                                                   0.084
0.053
                                                                                                                                 cnt[2]
r cnt[3]_i_2/I3
r cnt[3]_i_2/0
cnt[3]_i_2_n_0
r cnt_reg[3]/D
                                             LUT5 (Prop_LUT5_I3_0)
net (fo=1, unplaced)
FDCE
                                              (clock axis_clk rise edge)
                                                                                                                     0.000
0.000
0.000
                                             net (fo=0)
                                             INBUF (Prop_INBUF_PAD_0)
net (fo=1, unplaced)
                                                                                                   0.721
0.000
                                              IBUFCTRL (Prop_IBUFCTRL_I_0)
                                                                                                                      0.721 r axis_clk_IBUF_inst/IBUFCTRL_INST/O
0.839 axis_clk_IBUF
                                                                                                   0.000
0.118
                                                                                                                      0.217 axis_clk_IBUF_BUFG_inst/I

0.839 axis_clk_IBUF_BUFG_inst/I


0.865 r axis_clk_IBUF_BUFG_inst/O

2.124 axis_clk_IBUF_BUFG

r cnt_reg[3]/C
                                             net (fo=1, unplaced)
                                             BUFGCE (Prop_BUFGCE_I_O)
net (fo=126, unplaced)
FDCE
                                             clock pessimism
FDCE (Hold_FDCE_C_D)
                                                                                                                      1.829
                                                                                                   -0.294
0.044
                                                                                                                      1.873
                                                                                                                                       cnt_reg[3]
                                              required time
                                              arrival time
                                                                                                                      1.875
                                             slack
                                                                                                                      0.002
```


#### Simulation Waveform :

■ Coefficient in,並將它存進 tap bram




Tap RAM

■ Coefficient out,以及 tap bram 的訊號圖




ap\_start sent into design , Start fir process



Stream in

Stream out



Data RAM

Stream out end