

Overview

The T-Head XuanTie E902 is a fully synthesizable, microcontroller-class processor that compatible to the RISC-V RV32E[M]C ISA. It delivers ultra-low area and power aiming at the Low end MCUs and IoT applications.


Features

Feature	Description
Architecture	RV32E[M]C
Bus interface	AMBA3 AHB-Lite 32-bit master
Pipeline	2-stages
Instruction cache	Up to 8KB (optional)
Interrupts	Up to 240interrupts + Non-maskable interrupt (NMI)
Sleep modes	sleep and deep sleep mode
Debug	RISC-V Debug, various trigger settings, hardware/software breakpoints

XuanTie E902 Components

Processor Overview

The E902 processor adopts a 16/32 bits mixed instruction set and implements an energy-efficient 2-stage, single issue and in-order execution integer pipeline. Besides, E902 customizes four functional instructions and some extend CSRs to support the extensions.



Instruction Cache

E902 implements an optional instruction cache which can cache the data from the instruction bus such as Flash or I-SRAM. The instruction cache has following features:

- ✧ 2-way set-associative;
- ✧ FIFO cache replacement policy;
- ✧ Can be configured to 2KB/4KB/8KB.

Physical Memory Protection (PMP)

The E902 processor has optional RISC-V PMP which allows machine and user privilege modes to access different address ranges. Only the machine mode has the authority to define the memory access permissions. If an authorized access is detected, an access fault exception is triggered. The PMP has following features:

- ✧ Up to 16 regions can be configured;
- ✧ Read/Write/Execution memory protection;
- ✧ Minimum 4B address range.

Core Local Interrupt Controller (CLIC)

The E902 processor implements the RISC-V standard interrupt controller, CLIC and the CLINT. The CLIC has following features:

- ✧ Support up to 240 external interrupts;
- ✧ Up to 32 priority settings;
- ✧ Support level or positive/negative edge interrupt types;
- ✧ Support hardware vector interrupt;
- ✧ The control registers are memory mapped.

Debug Components

The E902 processor adopts RISC-V v0.13.2 version debug spec with standard JTAG to communicate between the host and the E902 debug unit. A lot of optimizations have been done on the debugger and probes to achieve 800KB/s-900KB/s download speed, which is 4 times faster than the common solutions in the market. Debug unit supports the following features:

- ✧ Support hardware/software breakpoint;
- ✧ Support a variety of trigger settings;
- ✧ Check and modify CPU register resource;
- ✧ Single step or multi step flexibly supported;

Interface

The E902 has two 32-bit AMBA3 AHB-Lite master bus to communicate with the external memory or peripheral IP which are instruction and system bus. The internal request can be allocated to either bus according to the address.

T-Head MCU Enhanced Extensions (TME)

The E902 processor implements the TME to deliver more powerful features such as:

- ✧ Support NMI;
- ✧ Support Lockup;
- ✧ Support sleep and deep sleep;
- ✧ Support soft reset operation;
- ✧ Support configurable reset address through top port during integration;
- ✧ Extend four functional instructions besides the standard RV32EMC ISA as following:

ICACHE.IALL	ICACHE.IPA	SYNC	SYNC.I	C.SLLI	C.SRAI	C.SRLI	C.MV	C.LWSP	RV32E
MUL	MULH	MULHSU	MULHU	C.SWSP	C.ADDI4SPN	C.SUB	C.LW		
DIV	DIVU	REM	REMU	C.SWSP	C.ADDI16SP	C.XOR	C.LUI		RV32M
BGE	CSRRS	FENCE.I	LUI	SLL	SRAI	XORI	C.BEQZ	C.LI	
BEQ	CSRRCI	FENCE	LHU	SH	SRA	XOR	C.ANDI	C.JR	RVC
AUIPC	CSRRC	ECALL	LH	SB	SLTU	WFI	C.AND	C.JALR	
ANDI	BNE	EBREAK	LBU	ORI	SLTIU	SW	C.OR	C.JAL	T-HEAD
AND	BLTU	CSRRWI	LB	OR	SLTI	SUB	C.NOP	C.J	Customized
ADDI	BLT	CSRRW	JALR	MRET	SLT	SRLI	C.ADDI	C.EBREAK	
ADD	BGEU	CSRRSI	JAL	LW	SLLI	SRL	C.ADD	C.BNEZ	

Processor Configuration Options

The XuanTie E902 processor has configurable feature options which can be set during the integration.

Feature	Options
Architecture	RV32EC or RV32EMC
Hardware Multiplier	When RV32EMC is chosen, one cycle multiplier or shift-add multiplier
Instruction cache	Not included or 2KB/4KB/8KB
Interrupts	32/64/96/128/192/240
PMP	Not included or 2/4/8/16 regions
Debug Resources	Minimum/Typical/Maximum

Software Ecosystems

- ✧ Compiler, assembler, linker, debugger and binary tools are contributed to GNU and supported officially;
- ✧ QEMU is contributed and supported officially;
- ✧ Code size optimized runtime lib
- ✧ Integrated Development Environment (CDK);
- ✧ High speed of program download(~1.1MB/s).

PPA

Performance	1.59 DMIPS/MHz (O2) @ fast mult 2.91 Coremark/MHz (O3) @ fast mult
Frequency	200MHz@worst case
Area	14.6K Gate counts@minimal core
Power	4 uW/MHz
TSMC 40nm, 9T, RVT Min Configuration is RV32EC, excluding PMP/CACHE/CLIC, etc.	