Lab 7 – UART Decoder State Machine By Zak Rowland tx_decoder.v

Inputs:

clk

• data: 5 bits

Outputs:

• gc

• tx_character: 8 bits

Registers:

delay_count : 4 bitscurrent_data : 5 bits

