

1. Circuit diagram printout attached.
2. RTL net view printout attached.
3. FPGA design file printouts and Timequest data printouts attached.
- 4.

Formulas for write:

- $t_{SU \text{ prv. min}} = t_{EBI-WP \text{ min}} - t_{EBIDO} + t_{EBICO} \geq t_{SUext \text{ min}} (0ns)$
- $t_{H \text{ prv. min}} = t_{EBI-WR \text{ min}} + t_{EBIDO} - t_{EBICO} \geq t_{Hext \text{ min}} (3.4ns)$

Formulas for read:

- $t_{ZX \text{ min}} = \max \text{ of } (\min \text{ CS and } \min \text{ OE})$
- $t_{DV \text{ max}} = \max \text{ of } (\max \text{ CS and } \max \text{ OE})$
- $t_{DV \text{ min}} = \min \text{ of } (\min \text{ CS and } \min \text{ OE})$
- $t_{XZ \text{ max}} = \min \text{ of } (\max \text{ CS and } \max \text{ OE})$
- $t_{SU \text{ prv. min}} = t_{EBI-RC \text{ min}} - t_{EBICO \text{ max}} - t_{DVmax} \geq t_{EBIDS \text{ min}} (5ns)$
- $t_{H \text{ prv. min}} = t_{EBICO \text{ min}} + t_{DV \text{ min}} \geq t_{EBIDH \text{ min}} (3ns)$

Part 6 write:

- $t_{SU \text{ prv. min}} = 10ns - 5ns + 5ns \geq 0ns, \text{ true}$
- $t_{H \text{ prv. min}} = 10ns + 5ns - 5ns \geq 3.4ns, \text{ true}$

Part 6 read:

- $t_{SU \text{ prv. min}} = 20ns - 5ns - 23.97ns \geq 5ns, \text{ false so RC must be } \geq 2$
- $t_{H \text{ prv. min}} = 0ns + 5.173ns \geq 3ns, \text{ true}$

Part 10 write:

- $t_{SU \text{ prv. min}} = 10ns - 5ns + 5ns \geq 0ns, \text{ true}$
- $t_{H \text{ prv. min}} = 10ns + 5ns - 5ns \geq 3.4ns, \text{ true}$

Part 10 read:

- $t_{SU \text{ prv. min}} = 20ns - 5ns - 17.97ns \geq 5ns, \text{ false so RC must be } \geq 2$
- $t_{H \text{ prv. min}} = 0ns + 6.95ns \geq 3ns, \text{ true}$

No changes required since  $t_{DV \text{ max}}$  only changed by around 6ns.


5. Construction and test steps:

- Decided which address bits to add to the Sidewinder by decoding the address range and looking for the bits that don't change.
- Simulated FPGA design in ModelSim with testbench.
- Wire wrapped and tested continuity.
- Timing analysis with Timing Analyzer in Quartus.
- Tested data pins with digital and analog signals on MSO, no contention observed. Initial C program testing went successfully.
- Wire wrapped data lines.
- Finished C program testing.
- Added invert functionality to Verilog files.


6. Commented code printout attached.

7. To measure setup, the data bus had to be sensitized and the parameter was read from the rising edge of OE or WE. Setup and hold is difficult to measure because we can't see the clock signal.


Provided setup during read: 50ns, the requirement is met because it is >5ns.



Provided hold during read: 37.96ns, the requirement is met because it is >3ns.



Provided setup during write: 108.08ns, the requirement is met because it is >0ns.



Provided hold during write: 16.08ns, the requirement is met because it is >3.4ns.

