

新32位ABI应用于 Zonal架构的探索

对比 Armv8-R AArch32 & Infineon TriCore

郭任

阿里巴巴达摩院 高级技术专家





01 回顾 - 新32位 (ILP32 on RV64*) _{汇报一年来取得的进展}

102 机遇 - 主流 Zonal 架构对比对比 Armv8-R AArch32 & Infineon TriCore

103 未来 - 软件生态建设 如何促进 RISC-V Zonal 架构软件生态发展?





● 1 回顾 - 新32位 (ILP32 on RV64*)

□版 - 新32位 (ILP32 on RV64*)



ILP32 ABI



32-bit ISA

传统32位 (32ilp32)

LP64 ABI



64-bit ISA

传统64位 (64lp64)





既能利用 ILP32 提升缓存和内存效率,又能使用 RV64* ISA 指令提升性能。

历史上有很多架构都尝试过新32位,譬如: AArch64_ilp32、x86_x32 和 mips_n32,但受制于传统32 位硬件的普及和用户习惯,未获得 Linux 用户生态的广泛认可。因此,当我们在RISC-V上开展这项工作的时候,受到了很大质疑: 过去的架构都失败了,我们为什么可以成功?

EF_RISCV_**N32** (新32位)



RISC-V 新32位一年来的进展

2024.3

玄铁团队与PLCT实验室联合发布: 新32位产品级开源工具链及Linux 内核,针对 Linux 内核 和 RTOS。 2024.5


完成了 RISC-V 新32位 eBPF JIT 功能的开发。相比传统32位,平均性能提升2.6倍。

2024.7

RT-Thread 和 Nuttx 两个开源 RTOS 的上游开发主线接受了 新32位ABI,并适配了 K230。 2024.8

携手嘉楠完成新32位适配玄铁 c908 生态芯片 - K230D,向 产品化迈出了关键的一步。

XuanTie C908 based K230 with 512MB




K230D - Integrated 128MB



相比传统64位,内存开销减少 30% (37MB -> 24MB)

https://github.com/ruyisdk/k230_linux_sdk






↑ 02 机遇 - 主流 Zonal 架构对比 对比 Armv8-R AArch32 & Infineon TriCore




汽车电子/电气架构的技术趋势

智能汽车时代,传统分布式电子/电气架构正在按功能域进行融合,Zonal 架构进一步提升集成度,集中配电,减少ECU数量,降低线束重量。

DISTRIBUTED E/E ARCH








汽车电子/电气架构的技术趋势

智能汽车时代,传统分布式电子/电气架构正在按功能域进行融合,Zonal 架构进一步提升集成度,集中配电,减少ECU数量,降低线束重量。





汽车电子/电气架构的技术趋势

智能汽车时代,传统分布式电子/电气架构正在按功能域进行融合,Zonal 架构进一步提升集成度,集中配电,减少ECU数量,降低线束重量。

DOMAIN E/E ARCH DISTRIBUTED E/E ARCH **ZONAL E/E ARCH** Zonal 架构特点: 数据集中,提升通信效能 算力集中,减少 ECU 数量 Domain ECU Central Computer Zone Controller Gateway ECU [



Zonal 架构 - CPU ISA 变革

车用ECU在向Zonal架构演进时,首先对处理器性能提出更高要求,因此,也带动了 CPU ISA 的变革:

Infineon TriCore ISA

TriCore is a unified, 32-bit microcontroller-DSP, single-core architecture optimized for real-time embedded systems. Most instructions executed in one cycle.

- 32-bit architecture
- 16-bit and 32-bit instructions for reduced code size
- 16 Data GPRs
 - ① Support Floating Point
 - ② Support DSP SIMD

AURIX TriCore microcontroller family:

- TC2xx(200Mhz)
- TC3xx(300Mhz) TriCore v1.6
- TC4xx(500Mhz) TriCore v1.8 (2022)



Zonal 架构 - CPU ISA 变革

车用ECU在向Zonal架构演进时,首先对处理器性能提出更高要求,因此,也带动了 CPU ISA 的变革:

Infineon TriCore ISA

TriCore is a unified, 32-bit microcontroller-DSP, single-core architecture optimized for real-time embedded systems. Most instructions executed in one cycle.

- 32-bit architecture
- 16-bit and 32-bit instructions for reduced code size
- 16 Data GPRs
 - ① Support Floating Point
 - ② Support DSP SIMD

AURIX TriCore microcontroller family:

- TC2xx(200Mhz)
- TC3xx(300Mhz) TriCore v1.6
- TC4xx(500Mhz) TriCore v1.8 (2022)

Armv8-R AArch32

Armv8-R is Armv8-A Supplement, and make for 8-stage in-order, superscalar pipeline with branch prediction design (16nm Above 1.6GHz. Performance).

- 32-bit architecture
- Supports the A32 and T32 instruction sets.
- 16 GPRs (only Scalar)
- 16 FVPRs (support Advanced SIMD/Neon and floating-point operations)

Cortex-R52F(2016):

- NXP S32Z, S32E, S32N (600Mhz~1Ghz)
- Renesas RZ/N2L, RZ/T2L, RZ/T2M

Cortex-R52+F(2022):

STMicroelectronics Stellar G, Stellar P



Zonal 架构 - CPU ISA 变革

车用ECU在向Zonal架构演进时,首先对处理器性能提出更高要求,因此,也带动了 CPU ISA 的变革:

Infineon TriCore ISA

TriCore is a unified, 32-bit microcontroller-DSP, single-core architecture optimized for real-time embedded systems. Most instructions executed in one cycle.

- 32-bit architecture
- 16-bit and 32-bit instructions for reduced code size
- 16 Data GPRs
 - ① Support Floating Point
 - ② Support DSP SIMD

AURIX TriCore microcontroller family:

- TC2xx(200Mhz)
- TC3xx(300Mhz) TriCore v1.6
- TC4xx(500Mhz) TriCore v1.8 (2022)

Armv8-R AArch32

Armv8-R is Armv8-A Supplement, and make for 8-stage in-order, superscalar pipeline with branch prediction design (16nm Above 1.6GHz. Performance).

- 32-bit architecture
- Supports the A32 and T32 instruction sets.
- 16 GPRs (only Scalar)
- 16 FVPRs (support Advanced SIMD/Neon and floating-point operations)

Cortex-R52F(2016):

- NXP S32Z, S32E, S32N (600Mhz~1Ghz)
- Renesas RZ/N2L, RZ/T2L, RZ/T2M

Cortex-R52+F(2022):

• STMicroelectronics Stellar G, Stellar P

RVB23 Profiles (freeze-candidate)

RVB profiles are intended to be used for customized 64-bit application processors that will run rich OS stacks, but usually as a custom build of standard OS source-code distributions.

- 64-bit architecture with ILP32 (N32)
- 16-bit and 32-bit instructions for reduced code size
- 32 GPRs (only Scalar)
- 32 FPRs (only Float Point)
- 32 VPRs (only Vector)

State:


budding

RVB23 + N32



Zonal 架构 - 虚拟化

虚拟化使Zonal架构按需进行横向扩展,基于分时方法,显著增强处理器执行常规任务的吞吐量。与单纯增加物理核心数相比,虚拟化减少了任务间通信的成本,优化了软件栈结构,提高整体系统运行效率。




MMU



Zonal 架构 - 虚拟化


虚拟化使Zonal架构按需进行横向扩展,基于分时方法,显著增强处理器执行常规任务的吞吐量。与单纯增加物理核心数相比,虚拟化减少了任务间通信的成本,优化了软件栈结构,提高整体系统运行效率。



VMM EL2

2016 - Cortex-R52 2022 - Cortex-R52+

- MPU Memory Protection Unit
- PMSA Protected Memory System Architecture



Supervisor Mode (Critical IO)

2022.11 - Elektrobit announces first Automotive-Grade Embedded OS and Hypervisor for Infineon AURIX TC4x Microcontrollers.


RBMP - Range Based Memory Protection (From v1.6 spec, no public v1.8 spec)

MMU



Zonal 架构 - 虚拟化

虚拟化使Zonal架构按需进行横向扩展,基于分时方法,显著增强处理器执行常规任务的吞吐量。与单纯增加物理核心数相比,虚拟化减少了任务间通信的成本,优化了软件栈结构,提高整体系统运行效率。



2016 - Cortex-R52 2022 - Cortex-R52+

- MPU Memory Protection Unit
- PMSA Protected Memory System Architecture




(Critical IO)


2022.11 - Elektrobit announces first
Automotive-Grade Embedded OS and
Hypervisor for Infineon AURIX TC4x

Supervisor Mode

RBMP - Range Based Memory Protection (From v1.6 spec, no public v1.8 spec)

Microcontrollers.





- H扩展 hgatp.MODE=bare
- sPMP Supervisor Physical Memory Protections for H-extension
- AIA v.s. GIC, HS-mode v.s. VHE






→ 03 未来 - 软件生态建设 如何促进 RISC-V Zonal 架构软件生态发展?



Zonal 架构 – 主流软件生态

Classic Autosar:

- 应用层
- 运行时环境
- 服务层
- ECU 抽象层
- 微控制器抽象层
- 复杂设备驱动



利用 Autosar 工具生成基础软件:

- 通信协议栈
- 存储栈
- 诊断
- 操作系统内核

遵循严格的V型开发流程,并且整 个过程要进行功能安全评定。




Zonal 架构 – 主流软件生态


Classic Autosar:

- · 应用层
- 运行时环境
- 服务层
- ECU 抽象层
- 微控制器抽象层
- 复杂设备驱动

Elektrobit Automotive (德国)


EB tresos Embedded Hypervisor





ETAS (德国)

• RTA-LWHVR – Lightweight Hypervisor




利用 Autosar 工具生成基础软件:

- 通信协议栈
- 存储栈
- 诊断
- 操作系统内核

遵循严格的V型开发流程,并且整个过程要进行功能安全评定。

VECTOR SOFTWARE (德国)

MICROSAR Hypervisor



Microcontroller



Zonal 架构 – 主流软件生态

Classic Autosar:

- 应用层
- 运行时环境
- 服务层
- ECU 抽象层
- 微控制器抽象层
- 复杂设备驱动

Application Layer AUTOSAR Run Time Environment (RTE) Services Layer ECU Abstraction Layer MCAL Complex Device Drivers


利用 Autosar 工具生成基础软件:

- 通信协议栈
- 存储栈
- 诊断
- 操作系统内核

遵循严格的V型开发流程,并且整个过程要进行功能安全评定。


Elektrobit Automotive (德国)

EB tresos Embedded Hypervisor




ETAS (德国)

RTA-LWHVR – Lightweight Hypervisor



VECTOR SOFTWARE (德国)

MICROSAR Hypervisor



RISC-V SUMMIT EU:

- Success factors & opportunities for dependable automotive applications T. Böhm, Infineon
- Breaking the RISC-V MCUs ecosystem barriers Giancarlo Parodi, Renesas Electronics
- Real Time additions to the CVA6 Core Nicolas Tribie, Bosch
- Navigating Tomorrow's Roads: Aligning RISC-V to Automotive Requirements Pedro Lopez, Quintauris (NXP, Infineon, Renesas, Bosch, Qualcomm)



Zonal 架构 – 开源软件生态

2023年11月,中国主机厂宣布基于 seL4 构建其车用软件栈底座,相关爱好者也贡献了基于 RVB23 的 seL4 RISC-V VMM 的实现:

https://github.com/SEL4PROJ/sel4_riscv_vmm

基于上述工作, 我们赞助比赛鼓励大家使用新32位工具链构建基于 RVB23 + N32 ABI 的 seL4 系统。

RVB23 + N32





Thank you







玄铁中文站



玄铁海外站

