

RISC-V在数据中心的挑战与机遇

赛昉科技 刘文进 2024年8月21日







Agenda

- 1. RISC-V在各行业的落地现状
- 2. RISC-V在数据中心应用面临的挑战
- 3. RISC-V在数据中心的关键技术布局
- 4. RISC-V步入数据中心的机遇
- 5. 赛昉对RISC-V迈入数据中心的展望

RISC-V在各行业的落地现状




診 RISC-V对比其它ISA步入数据中心的时间



High performance with balanced PPA

- CPU implementation complexity
 - · Architecture and Micro-arch
 - PPA
- Full chip implementation complexity
 - NOC architecture
 - Die size challenge
- System architecture
 - Memory & IO Virtualization
 - Power Control
 - Security
 - RAS
- Software maturity and optimization
 - Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment





High performance with balanced PPA

- CPU implementation complexity
 - · Architecture and Micro-arch
 - PPA
- Full chip implementation complexity
 - NOC architecture
 - Die size challenge

System architecture


Memory & IO Virtualization




- Power Control
- Security
- RAS

Software maturity and optimization

- Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment





High performance with balanced PPA

- CPU implementation complexity
 - · Architecture and Micro-arch
 - PPA
- Full chip implementation complexity
 - NOC architecture
 - Die size challenge


System architecture

- Memory & IO Virtualization
- Power Control
- Security
- RAS

Software maturity and optimization

- Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment






High performance with balanced PPA

- CPU implementation complexity
 - Architecture and Micro-arch
 - PPA
- Full chip implementation complexity
 - NOC architecture
 - Die size challenge
- System architecture
 - Memory & IO Virtualization
 - Power Control
 - Security
 - RAS
- Software maturity and optimization
 - Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment





High performance with balanced PPA


- CPU implementation complexity
 - · Architecture and Micro-arch
 - PPA
- Full chip implementation complexity
 - NOC architecture
 - Die size challenge

System architecture

- Memory & IO Virtualization
- Power Control
- Security
- RAS


Software maturity and optimization

- Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment



- High performance with balanced PPA
 - CPU implementation complexity
 - · Architecture and Micro-arch
 - PPA
 - Full chip implementation complexity
 - NOC architecture
 - Die size challenge
- System architecture
 - Memory & IO Virtualization
 - Power Control
 - Security
 - RAS
- Software maturity and optimization
 - Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment






- High performance with balanced PPA
 - CPU implementation complexity
 - Architecture and Micro-arch
 - PPA
 - Full chip implementation complexity
 - NOC architecture
 - Die size challenge
- System architecture
 - Memory & IO Virtualization
 - Power Control
 - Security
 - RAS
- Software maturity and optimization
 - Provide interface and SW component support for upper layer, e.g., AIA/RAS for ACPI
- Sufficient financial investment







- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components









- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components






- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components





- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components






- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPM
 - Security CoVE, Cheri
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components






布局

- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components




- Main IPs
 - RISC-V Core
 - Uncore CNOC, NCNOC, CTRLNOC
- SoC components
 - Virtualization Hypervisor, IOMMU, Interrupt
 - Low power technologies RPMI
 - Security CoVE, Cheri, SMMTT, etc
 - RAS RERI
 - RISC-V Debug and Trace
- Software Stacks
 - RISC-V Server Platform compliant
 - Middleware
 - OS and many other SW components






診 RISC-Ⅴ步入数据中心的机遇

- 机遇
 - Heterogenous Computing和Domain Specific Computing的兴起
 - chiplet技术的广泛采用可促进公司之间的合作
 - 开源软件 (open source) 和高级编程框架 (frameworks) 大大减少了对传统平台的依赖
- 使能
 - RISC-V Server SOC TG 和 Server Platform TG 标准化及定义了 SW/HW 的要求,及其合规测试
 - 公司只需专注于提供 IP 和 SW 组件解决方案
- 以上条件提供了芯片公司机会直接与系统合作伙伴合作到最核心的层面
 - 通过量身定制的产品提供卓越的 PPA 和 ROI




診 RISC-Ⅴ步入数据中心的机遇

- 机遇
 - Heterogenous Computing和Domain Specific Computing的兴起
 - chiplet技术的广泛采用可促进公司之间的合作
 - 开源软件 (open source) 和高级编程框架 (frameworks) 大大减少了对传统平台的依赖
- 使能
 - RISC-V Server SOC TG 和 Server Platform TG 标准化及定义了 SW/HW 的要求,及其合规测试
 - 公司只需专注于提供 IP 和 SW 组件解决方案
- 以上条件提供了芯片公司机会直接与系统合作伙伴合作到最核心的层面
 - 通过量身定制的产品提供卓越的 PPA 和 ROI




RISC-Ⅴ步入数据中心的机遇

- 机遇
 - Heterogenous Computing和Domain Specific Computing的兴起
 - chiplet技术的广泛采用可促进公司之间的合作
 - 开源软件 (open source) 和高级编程框架 (frameworks) 大大减少了对传统平台的依赖
- 使能
 - RISC-V Server SOC TG 和 Server Platform TG 标准化及定义了 SW/HW 的要求,及其合规测试
 - 公司只需专注于提供 IP 和 SW 组件解决方案
- 以上条件提供了芯片公司机会直接与系统合作伙伴合作到最核心的层面
 - 通过量身定制的产品提供卓越的 PPA 和 ROI



診 RISC-Ⅴ步入数据中心的机遇

- 机遇
 - Heterogenous Computing和Domain Specific Computing的兴起
 - chiplet技术的广泛采用可促进公司之间的合作
 - 开源软件 (open source) 和高级编程框架 (frameworks) 大大减少了对传统平台的依赖
- 使能
 - RISC-V Server SOC TG 和 Server Platform TG 标准化及定义了 SW/HW 的要求,及其合规测试
 - 公司只需专注于提供 IP 和 SW 组件解决方案
- 以上条件提供了芯片公司机会直接与系统合作伙伴合作到最核心的层面
 - 通过量身定制的产品提供卓越的 PPA 和 ROI




診 RISC-Ⅴ步入数据中心的机遇


- 机遇
 - Heterogenous Computing和Domain Specific Computing的兴起
 - chiplet技术的广泛采用可促进公司之间的合作
 - 开源软件 (open source) 和高级编程框架 (frameworks) 大大减少了对传统平台的依赖
- 使能
 - RISC-V Server SOC TG 和 Server Platform TG 标准化及定义了 SW/HW 的要求,及其合规测试
 - 公司只需专注于提供 IP 和 SW 组件解决方案
- 以上条件提供了芯片公司机会直接与系统合作伙伴合作到最核心的层面
 - 通过量身定制的产品提供卓越的 PPA 和 ROI



宓 赛昉面向数据中心的IP产品路线图



奓 赛昉对RISC-V迈入数据中心的展望











RVspace社区



www.starfivetech.com



sales@starfivetech.com marketing@starfivetech.com



021-50478300



