PySpike: Python Bindings of RISC-V ISA Simulator

LIU Yu^{1,2} TAN Min-Qiang¹ YU Zhi-Hong^{1, ⋈}

¹Wu-Xi EsionTech Inc. ²HuiMt Labs

RISC-V Summit China, 2024



Who we are, and what we do

EsionTech Inc.

- subsidiary of CETC's Research Institute 58, founded in 2013;
- headquarter in Wuxi, R&D centers in Beijing, Shanghai, Wuhan, ...;
- vendor of all-programmable and heterogeneous computing chips;
- new to RISC-V ecosystem, since early 2023;



HuiMt Labs

- affiliated with EsionTech's Beijing R&D Center;
- small group of open-source software enthusiasts:
- veterans in HW / SW co-simulation and co-verification tools:
- contributors to RISC-V tools, i.e. spike, riscv-dv, ...;




RVSC 2024

What Spike is all about

De facto standard RISC-V ISA simulator, aka. Spike


- reference model for differential testing in constrained-random verification;
- C++ code base (40k+ lines), 14+ years of history, and state-of-the-art ISA support;
- o command line tools (spike, xspike, spike-dasm, ...) and C++ libraries (libriscv, ...);
- plugin system based on dynamic loading (dlopen) of shared objects / libraries;



What Spike is all about

De facto standard RISC-V ISA simulator, aka. Spike


- reference model for differential testing in constrained-random verification;
- C++ code base (40k+ lines), 14+ years of history, and state-of-the-art ISA support;
- command line tools (spike, xspike, spike-dasm, ...) and C++ libraries (libriscv, ...);
- plugin system based on dynamic loading (dlopen) of shared objects / libraries;



What Spike is all about

De facto standard RISC-V ISA simulator, aka. Spike

- reference model for differential testing in constrained-random verification;
- C++ code base (40k+ lines), 14+ years of history, and state-of-the-art ISA support;
- command line tools (spike, xspike, spike-dasm, ...) and C++ libraries (libriscv, ...);
- plugin system based on dynamic loading (dlopen) of shared objects / libraries;



- fast-prototyping custom ISA extensions, accelerators, peripherals, ...;
- fine-granular controlling Spike instances for interoperation with testbenches;
- \circ reusing small goodies like parsing ISA-string, disassembling opcode, \ldots ;

```
my_plugin.so
                                            -- iterative alignment
                              mydev
  mvisa
               myrocc
spike / libriscv.so
                                                                    C++
                                      disassembler
                                                          sim t
                    isa parser
  device factory
                                    processor
                                                     simif
                                                                 htif t
                        insn t
                abstract mem t
                                                               plic t
                                       bus 1
                                                   clint
                                        abstract interrupt controller t
  extension
                  abstract device
```

```
$ spike \
--isa=rv64gc_xmyisa \
--priv=msu \
--extlib=my_plugin.so \
--extension=myrocc \
--device=mydev,0x20000000 \
program.elf
```



- fast-prototyping custom ISA extensions, accelerators, peripherals, ...;
- fine-granular controlling Spike instances for interoperation with testbenches;
- \circ reusing small goodies like parsing ISA-string, disassembling opcode, \ldots ;

```
pyspike
                                                             Python C++
my_plugin.py
                                   Python
  mvisa
               myrocc
                              mvdev
                                                riscv.so
                                                               riscv
                                                                    C++
spike / libriscv.so
                                      disassembler
                                                          sim t
                    isa parser
  device factory
                        insn t
                                    processor
                                                     simif
                                                                 htif t
                abstract mem t
                                       bus 1
                                                   clint
                                        abstract interrupt controller t
  extension
                  abstract device
```

```
$ python -q
>>> from riscv.sim import *
>>> help(sim_t)
Help on class sim_t in module

→ riscv._riscv.sim:

class

→ sim_t(riscv._riscv.htif.htif_t,

→ riscv._riscv.simif.simif_t)
...
```

- fast-prototyping custom ISA extensions, accelerators, peripherals, ...;
- fine-granular controlling Spike instances for interoperation with testbenches;
- reusing small goodies like parsing ISA-string, disassembling opcode, ...;

```
Python C++
my_plugin.py
                                   Python
                                             pyspike
  mvisa
               myrocc
                              mvdev
                                                 riscv.so
                                                               riscv
spike / libriscv.so
                                                                    C++
                                      disassembler
                     isa parser
                                                          sim t
  device factory
                        insn t
                                    processor
                                                      simif
                                                                 htif t
                abstract mem t
                                       bus 1
                                                   clint
                  abstract device
                                        abstract interrupt controller t
  extension
```

```
S PYSPIKE_LIBS=my_plugin.py \
spike \
--isa=rv64gc_xmyisa \
--priv=msu \
--extlib=libpython3.8.so \
--extlib=_riscv.so \
--extension=myrocc \
--device=mydev,0x20000000 \
program.elf
```

- fast-prototyping custom ISA extensions, accelerators, peripherals, ...;
- fine-granular controlling Spike instances for interoperation with testbenches;
- reusing small goodies like parsing ISA-string, disassembling opcode, ...;

```
Python C++
my_plugin.py
                                   Python
                                            pyspike
  mvisa
               mvrocc
                              mvdev
                                                riscv.so
                                                               riscv
spike / libriscv.so
                                                                    C++
                                      disassembler
                     isa parser
                                                          sim t
  device factory
                                    processor
                                                     simif
                                                                 htif t
                        insn t
                abstract mem_t
                                       bus 1
                                                   clint
                                                                plic t
                                        abstract interrupt controller t
  extension
                  abstract device
```

```
$ pyspike \
   --isa=rv64gc_xmyisa \
   --priv=msu \
   --extlib=my_plugin.py \
   --extension=myrocc \
   --device=mydev,0x20000000 \
   program.elf
```



Python in Spike (PIS)

- extend vanilla Spike with ISA / RoCC / MMIO models written in Python;
- leverage Python testing frameworks, such as pytest, to improve testability of Spike and pluggable extensions;

Spike in Python (SIP)

- instantiate Spike and manipulate its internal gadgets as Python objects;
- reuse small goodies from Spike in Python scripts, including ISA-string parser, opcode disassembler, . . . ;

```
from typing import List
from riscy import insn
from riscv.disasm import *
from riscv.processor import *
@insn.register("myisa")
class MyISA(insn.ISA):
 def init (self): ...
 def get_instructions(self) ->
  def get disasms(self) ->
  → List[disasm_insn_t]: ...
 def reset(self) -> None: ...
```

```
$ pyspike --isa=rv32gc_xmyisa

→ --extlib=my_isa.py program.elf
```



Python in Spike (PIS)

- extend vanilla Spike with ISA / RoCC / MMIO models written in Python;
- leverage Python testing frameworks, such as pytest, to improve testability of Spike and pluggable extensions;

Spike in Python (SIP)

- instantiate Spike and manipulate its internal gadgets as Python objects:
- reuse small goodies from Spike in Python scripts, including ISA-string parser, opcode disassembler, ...;

```
from typing import Optional
from riscy import mmio
from riscv.sim import sim_t
@mmio.register("mydev")
class MyDEV(mmio.MMIO):
  def __init__(self, sim: sim_t,
  → args: Optional[str]): ...
  def load (self, addr: int, size:
  \rightarrow int) -> bytes: ...
  def store(self, addr: int, data:
  → bytes) -> None: ...
```

```
$ pvspike --isa=rv32gc

→ --extlib=mydev.py

  --device=mydev,0x20000000
  program.elf
```



RVSC 2024

Python in Spike (PIS)

- extend vanilla Spike with ISA / RoCC / MMIO models written in Python;
- leverage Python testing frameworks, such as pytest, to improve testability of Spike and pluggable extensions;

Spike in Python (SIP)

- instantiate Spike and manipulate its internal gadgets as Python objects;
- reuse small goodies from Spike in Python scripts, including ISA-string parser, opcode disassembler, . . . ;

```
from riscv.cfg import *
from riscv.sim import sim_t
s = sim t(
  cfq=cfq_t(
    isa="rv32gc",
    mem_layout=[
      mem cfg t(0x90000000, 0x40000)
    1),
  halted=False.
  plugin device factories=[
    ("mydev", ("0x20000000", ))
  args="program.elf")
. . .
```



Python in Spike (PIS)

- extend vanilla Spike with ISA / RoCC / MMIO models written in Python;
- leverage Python testing frameworks, such as pytest, to improve testability of Spike and pluggable extensions;

Spike in Python (SIP)

- instantiate Spike and manipulate its internal gadgets as Python objects;
- reuse small goodies from Spike in Python scripts, including ISA-string parser, opcode disassembler, . . . ;

```
from riscv.decode import insn_t
from riscv.isa_parser import *
from riscv.disasm import *
def test misc():
  p = isa_parser_t("rv64gc_xmyisa",

    "msu")

  assert ord('F') in p
  assert "myisa" in p
  d = disassembler t(p)
  x = insn_t(b'' \times 13 \times 86 \times 82 \times 02'')
  assert d.disassemble(x) == "addi
  \rightarrow a2, t0, 40"
  assert x.i_imm == 40
```

```
$ pytest -v
```




How PySpike enables dual bindings

Python in Spike (PIS)

• plug Python code into vanilla Spike;

Spike in Python (SIP)


access Spike internals from Python;




Host Operating System (Linux / x86_64)



Where PySpike boosts HW verification



Where PySpike boosts HW verification



RVSC 2024

tool

We are releasing PySpike to the public!

Our belief in openness and sharing

- PySpike opens up Spike's C++ internals for interoperation with Python; we believe it can help boost the agility of Python-based hardware verification;
- As a language binding, PySpike needs the community's help to keep up with Spike's changes to its evolving feature set and unstable C++ API's.

When and where to obtain PySpike

- pending approval from EsionTech, will be announced on HuiMt Labs' website;
- for those interested in early access, please contact us on GitHub (huimtlab).







References I

Andrew Waterman, et al.

Spike RISC-V ISA Simulator

https://github.com/riscv-software-src/riscv-isa-sim

Yinan Yu, et al.

Towards Developing High Performance RISC-V Processors Using Agile Methodology *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2022.

William M. McKeeman.

Differential Testing for Software

Digital Technical Journal, Vol. 10(1), 1998.

● 李枫

基于 Python 的硬件验证 https://www.bilibili.com/video/BV1LV411X7SN/

