Accelerate RISC-V SOC SW/HW codevelopment with mixed Emulation platforms

Zang Bo – Intel




Pre-Si – "Shift Left!"

Pre-Si Validation Shift-Left

Big Challenges:

- RISC-V SOC becomes bigger and more complex.
- Hard to figure out all HW RTL bugs with only UVM verification.
- Huge software enabling efforts for RISC-V SOC power on stage.




Pre-Si Platforms

Pre-Silicon Prototyping Platforms


	Political Politi			These gland Class Janua Said Haldern souldern Description of the Charles of the
	RTL Simulation	<u>Emulation</u>	<u>FPGA</u>	Virtual Platform
Application	Find logic bugs	System-level Bug hunting; PnP, Power-On Readiness	IP-level FW development and checkout	HW/FW/SW co-dev and integration
Accuracy	Switch/latch/gate	Gates	Abstracted Gates	Registers/Behavioral
Speed	~10Hz	1-2 MHz	1-20 Mhz	1-500+ Mhz
Cost	Licensing and Compute	~\$1M/Instance	~\$100k/Instance	Internal team or Licensing
Scale	IP-Full SoC	SoC Subset-Full SoC	IP-SoC Subset	IP-Full Platform
Vendors @ Intel	Synopsys VCS	Synopsys Zebu, Mentor Veloce, Cadence Palladium	Synopsys HAPS, Internal Design, ProDesign	Intel Simics, SNPS Virtualizer
Emulator – HW (RTL)				Simulator- SW



Hybrid modeling type (simulator + emulator)




RISC-V SW/HW co-develop based on mixed emulation platforms



Mixed Pre-Si platforms in product life cycles

Typical Product Life-Cycle & PSS Platform Application



Thanks!