

China RISC-V Summit 2024

# HVP: Hardware Accelerated RISC-V Android Emulator

Haicheng Li <[haicheng.li@intel.com](mailto:haicheng.li@intel.com)>

Qingshun Wang <[qingshun.wang@intel.com](mailto:qingshun.wang@intel.com)>



# Legal Notices and Disclaimers

Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at [www.intc.com](http://www.intc.com).

All product plans and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and/or processes in development.

# HVP: Intel **H**ypervized **V**irtual **P**latform


A RISC-V Android emulator accelerated with virtualization technology:

- Type-1 hypervisor (ACRN in M-mode (w/ PMP) or in HS-mode (w/ H-Ext))
- Device model (Android Cuttlefish QEMU DM)
- ISA emulation (Soft-ISA Technology)

## Team Intro


- Haicheng Li (Architect, Hypervisor & Soft-ISA)
- Qingshun Wang (QEMU Device Model, Linux HSM)
- Haibo Xu (IO Virtualization)
- Xiao Wang (Soft-ISA, AOSP Enabling)
- Victor Sun (ACRN Ecosystem)

# Emulation: Shift-left Android Software Enabling




- Shift-left RISC-V Android software development and system optimization before hardware availability
- Accelerate RISC-V Android platform enabling and reduce product TTM

# HVP Emulator Architecture



# HVP High Level Design



- ☐ **ACRN Hypervisor**
  - PMP Context Switch
  - HSM Support
  - RISC-V SBI support
- ☐ **SOS Linux VM**
  - Kernel HSM module
  - Cuttlefish QEMU DM
- ☐ **Android VM**
  - Virtio Devices
  - Soft-ISA

# Near-HW-Perf Android Emulator

AOSP


- Android Runtime (ART) available
- Cuttlefish emulator available
- Prebuilt tools - compilers & system root libraries available

Initial support landing soon for extensions beyond RV64GC to optimize the platform

- Vector
- Bit-manipulation extension optimizations (Zba/b/s)

Profiling works (again, prebuilt tools coming soon)

### Emulation - Getting Started with Cuttlefish for RISC-V




```
https://github.com/google/android-riscv64

$ lunch aosp_cf_riscv64_phone-userdebug
$ m -j
$ launch_cvd -cpus=8 -memory_mb=8192


Then, use vncviewer to connect
```

There is **NOT** HW with full ISA extensions required by Android profile

Performance comparison:  
bootup **8min** vs. **30s**




# Large-scale Android Development





# HVP for RISC-V Automotive OS



# Vision

- high performance Android & Automotive RISC-V platform emulation
- pre-configured, functionally accurate emulation of RISC-V platform profiles
- enable development of large portions of software ahead of hardware availability

Hypervized Virtual Platform as RISC-V Android Emulator

*工欲善其事, 必先利其器*



# RISE

RISC-V Software Ecosystem

- <https://riseproject.dev>

**RISE is focused on positive and transparent collaborations with upstream projects to deliver commercial-ready software for various use cases**

**How:** Align on highest priorities & avoid (accidental) duplication of work

**Goal:** Accelerate open source SW for RISC-V architecture

<https://www.intel.com/content/www/us/en/developer/articles/community/rising-to-the-challenge-risc-v-software-readiness.html>

## Finding more interesting topics from Intel on RISC-V summit China 2024

Topic	When & Where
UXL 软件栈和 RISC-V 的初步探索	August 22 16:45 主会场A
LLVM 工具链 RISC-V 构建实现及其性能优化现状分析与未来展望	August 23 9:40 主会场A
GCC RVV 自动向量化及其应用	August 23 10:00 主会场A
Enhancing RISC-V Security with SBI Secure Service APIs	August 23 10:40 主会场B
Enabling Hardware Sampling Based PGO for RISC-V Platform	August 23 11:40 主会场A
利用 WASM 技术解决多种 ISA 的挑战	August 23 14:20 主会场B
HVP: Hardware Accelerated RISC-V Android Emulator	August 23 14:50 主会场A
Leverage BRS standard to improve RISC-V SW compatibility	August 23 17:30 主会场A
Soft-ISA: kernel built-in emulation engine to extend RISC-V silicon ISA capability	August 23 17:40 主会场A

# Thanks

The Intel logo is centered on a solid blue background. It features the word "intel" in a white, lowercase, sans-serif font. A small, light blue square is positioned above the first vertical stroke of the letter "i". To the right of the word "intel" is a small white registered trademark symbol (®).

intel®