


# Leveraging the RISC-V Efficient Trace (E-Trace) Standard

Yifan Li, Account Technology Manager, Tessent Embedded Analytics & DFT

# Agenda

- Why Trace?
- Trace Basics
- E-Trace standard
- E-Trace IP by Siemens
- Summary

## Insatiable demand for more compute





Total RISC-V AI SoC Units

Source: SEMICO

## Insatiable demand for more compute



## Exponential increase in design complexities



Source: Joshua Fryman, Intel Fellow at ERI Summit 2023

Insatiable demand for more compute

Exponential increase in design complexities




a Fryman, Intel Fellow at ERI Summit 2023



Insatiable demand for more compute


Exponential increase in design complexities



a Fryman, Intel Fellow at ERI Summit 2023


Insatiable demand for more compute

Exponential increase in design complexities





# Why Trace?




complex designs      complex software      real-time events      CPU-CPU interactions



# How is trace commonly implemented?


A debugging technique where executed instructions are compressed and transmitted to enable reconstruction of the exact program execution sequence



Forensic debugging    Code profiling    Code coverage    Heisenbugs    Infrequent bugs

# How is trace commonly implemented?

A debugging technique where executed instructions are compressed and transmitted to enable reconstruction of the exact program execution sequence




Forensic debugging    Code profiling    Code coverage    Heisenbugs    Infrequent bugs


# How is trace commonly implemented?

A debugging technique where executed instructions are compressed and transmitted to enable reconstruction of the exact program execution sequence

Host Software



Decoder



Forensic debugging    Code profiling    Code coverage    Heisenbugs    Infrequent bugs

# Processor Branch Trace

- Only branches are reported: jump, call, return, interrupt, exception
- Sequential Instructions are not reported
- Achieves very high compression → Trace more & avoid trace loss
  - Trace begins by reporting the start address
  - Indirect jumps, interrupts and exceptions
    - or “Un-inferable program counter discontinuities”
    - The destination address must be reported
    - Interrupts must also report PC at time of interrupt
- E-Trace defines additional optional instruction trace modes
  - even higher compression
  - debugging aids for software decoder developers
- Data Trace
  - Where data (and address) of load and store operations are reported


0:	00050793	mv	a5,a0	→	start address
4:	00100713	li	a4,1	}	not reported
8:	00100513	li	a0,1		
c:	00f77e63	bgeu	a4,a5,28	→	branch not taken
10:	00100693	li	a3,1	}	not reported not reported
14:	00078713	mv	a4,a5		
18:	fff78793	addi	a5,a5,-1		
1c:	02e50533	mul	a0,a0,a4	}	branch taken branch not taken
20:	fed79ae3	bne	a5,a3,14		
24:	00008067	ret			
28:	00008067	ret			

## Branch Trace Log

1. start address
2. branch not taken
3. branch taken
4. branch not taken



# How does the RISC-V Efficient Trace standard compare?




- Higher compression enables
  - Trace longer
  - Trace faster
  - Trace more
  - Less bandwidth

\*data taken from <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4291979>

# RISC-V E-Trace Standard


- A successful debug and trace ecosystem requires partners working together on a common set of standards
- ***The Efficient Trace for RISC-V*** standard covers encoding of instruction and data trace, as well as a standard CPU core to trace encoder hardware interface
- Originally donated by Siemens, the specification was refined by the community and ratified by RISC-V International
- <https://github.com/riscv-non-isa/riscv-trace-spec>



# E-Trace Features – Standard and Beyond

## RISC-V Trace mandatory features


- Instruction trace
- Hart (CPU) to encoder interface
- 'Delta Address' trace mode
- Efficient packet format



# E-Trace Features – Standard and Beyond

## RISC-V Trace mandatory features

- Instruction trace
- Hart (CPU) to encoder interface
- 'Delta Address' trace mode
- Efficient packet format



## RISC-V Trace optional features

- Multiple instruction retirement
- Data Trace
- Implicit exception mode
- Sequentially inferable jump mode
- Implicit return mode
- Branch Prediction mode
- Jump Target Cache mode
- Full Address mode
- Sign-based compression
- XOR data trace compression
- Differential data trace compression
- Filtering
- Timestamps




# E-Trace Features – Standard and Beyond

## RISC-V Trace mandatory features

- Instruction trace
- Hart (CPU) to encoder interface
- 'Delta Address' trace mode
- Efficient packet format

## Siemens extra capability


- Cycle accurate trace




## RISC-V Trace optional features

- Multiple instruction retirement
- Data Trace
- Implicit exception mode
- Sequentially inferable jump mode
- Implicit return mode
- Branch Prediction mode
- Jump Target Cache mode
- Full Address mode
- Sign-based compression
- XOR data trace compression
- Differential data trace compression
- Filtering
- Timestamps


# System-Level Visibility of Entire SoC including other CPU Clusters



# System-Level Visibility of Entire SoC including other CPU Custers




# System-Level Visibility of Entire SoC including other CPU Clusters






# System-Level Visibility of Entire SoC including other CPU Clusters



# System-Level Visibility of Entire SoC including other CPU Clusters



# Summary

- Understanding program behavior in complex systems is challenging
- Non-intrusive, full-speed observation of program behavior is required
  - Efficient Trace for RISC-V addresses the problem
  - Optional encoding modes offer significant benefit
- Siemens offers a Trace Encoder fully compliant with RISC-V standard
- Tessent Embedded Analytics is a complete platform for system level visibility
  - Optimize system software
  - Slash design validation costs
  - Accelerate in-lab system bring-up
  - Extend in-field diagnostics after system deployment

# Thank you

Published by Siemens DISW

Yifan Li

Account Technology Manager

Tessent™ Silicon Lifecycle Solutions

E-mail [Li.Yifan@siemens.com](mailto:Li.Yifan@siemens.com)

Phone +86 138 1825 6611