

# IRF630 IRF630FP


# N - CHANNEL 200V - $0.35\Omega$ - 9A - TO-220/FP MESH OVERLAY $^{\mathrm{TM}}$ MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
IRF630	200 V	< 0.40 Ω	9 A
IRF630FP	200 V	< 0.40 Ω	9 A

- TYPICAL  $R_{DS(on)} = 0.35 \Omega$
- EXTREMELY HIGH dV/dt CAPABILITY
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED


#### **DESCRIPTION**

This power MOSFET is designed using he company's consolidated strip layout-based MESH OVERLAY<sup>TM</sup> process. This technology matches and improves the performances compared with standard parts from various sources.



#### **APPLICATIONS**

- HIGH CURRENT SWITCHING
- UNINTERRUPTIBLE POWER SUPPLY (UPS)
- DC/DC COVERTERS FOR TELECOM, INDUSTRIAL, AND LIGHTING EQUIPMENT.



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Va	lue	Unit
		IRF630	IRF630FP	
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	2	00	V
V <sub>DGR</sub>	Drain- gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	2	00	V
V <sub>GS</sub>	Gate-source Voltage	±	20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	9	9(**)	А
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	5.7	5.7(**)	А
I <sub>DM</sub> (•)	Drain Current (pulsed)	36	36	А
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	75	25	W
	Derating Factor	0.6	0.20	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	5	5	V/ns
V <sub>ISO</sub>	Insulation Withstand Voltage (DC)	_	<u> </u>	
T <sub>stg</sub>	Storage Temperature	-65 t	o 150	°C
T <sub>i</sub>	Max. Operating Junction Temperature	1	50	°C

<sup>(•)</sup> Pulse width limited by safe operating area

1/9

February 1999

<sup>(1)</sup>  $I_{SD} \le 9A$ ,  $di/dt \le 300 A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $Tj \le T_{JMAX}$ 

First Digit of the Datecode Being Z or K Identifies Silicon Characterized in this Datasheet (\*\*) Limited only by Maximum Temperature Allowed

#### THERMAL DATA

			TO-220	TO-220FP	
R <sub>thj-case</sub>	Thermal Resistance Junction-case	Max	1.67	4.17	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient	Max	62	.5	°C/W
R <sub>thc-sink</sub>	Thermal Resistance Case-sink	Тур	0.	5	°C/W
T <sub>1</sub>	Maximum Lead Temperature For Soldering P	urpose	30	00	°C

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	9	А
	Single Pulse Avalanche Energy (starting $T_i = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	160	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25$ °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	200			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125  ^{\circ}C$			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 100	nA

### ON (\*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10V$ $I_D = 5$ A		0.35	0.40	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	10			A

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 5 A$	3	4		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}$ f = 1 MHz $V_{GS} = 0$		540 90 35	700 120 50	pF pF pF

2/9

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Time Rise Time	$\begin{split} V_{DD} &= 100 \text{ V}  I_D = 4.5 \text{ A} \\ R_G &= 4.7 \Omega  V_{GS} = 10 \text{ V} \\ \text{(see test circuit, figure 3)} \end{split}$		10 15	14 20	ns ns
$\begin{array}{c} Q_g \\ Q_{gs} \\ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 160 \text{ V}$ $I_{D} = 9 \text{ A}$ $V_{GS} = 10 \text{ V}$		31 7.5 9	45	nC nC nC

#### **SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(Voff)</sub>	Off-voltage Rise Time	$V_{DD} = 160 \text{ V}  I_{D} = 9 \text{ A}$		12	17	ns
`t <sub>f</sub>	Fall Time	$R_G = 4.7 \Omega$ $V_{GS} = 10 V$		12	17	ns
t <sub>c</sub>	Cross-over Time	(see test circuit, figure 5)		25	35	ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)				9 36	A A
V <sub>SD</sub> (*)	Forward On Voltage	$I_{SD} = 9 A$ $V_{GS} = 0$			1.5	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 9 \text{ A}$ $di/dt = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 50 \text{ V}$ $T_j = 150 ^{\circ}\text{C}$		170		ns
$Q_{rr}$	Reverse Recovery Charge	(see test circuit, figure 5)		0.95		μС
I <sub>RRM</sub>	Reverse Recovery Current			11		А

<sup>(\*)</sup> Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %

#### Safe Operating Area for TO-220




#### Safe Operating Area for TO-220FP




477

<sup>(•)</sup> Pulse width limited by safe operating area


#### Thermal Impedance for TO-220




#### **Output Characteristics**




#### Transconductance




#### Thermal Impedance for TO-220FP



#### **Transfer Characteristics**




Static Drain-source On Resistance




4/9


#### Gate Charge vs Gate-source Voltage




# Normalized Gate Threshold Voltage vs Temperature




#### Source-drain Diode Forward Characteristics



#### Capacitance Variations




#### Normalized On Resistance vs Temperature




4

Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/9


## **TO-220 MECHANICAL DATA**

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



## **TO-220FP MECHANICAL DATA**

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126



**57** 

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1999 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysa - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

