








## RC2014 BUS CONNECTOR

CPLD




## MEMORY ADD DECODER




TITLE: ZX INTERFACE 1 DEV BOARD - CPLD & ROM		REV: V1.0
	Company:	Sheet: 1/3
	Date: 24-08-2023      Drawn By:	

## OQTADRIVE





## NET




## MICRODRIVE SEQUENCE JUMPER




## BREAKOUT & EDGE CONNECTOR




## CPLD OSCILLATOR



## SPARE GATES



## MICRODRIVE POWER SUPPLY




Note: U4 VCC (pin 14) is not connected in V1.0. This will be fixed in V1.1 PCB

TITLE:		REV: 1.0
ZX INTERFACE 1 DEV BOARD - MD, NET & POWER		
Company:		Sheet: 2/3
Date: 24-08-2023	Drawn By:	

## RC2014 BUS MIRROR

## CPLD BREAKOUT



TITLE: ZX INTERFACE 1 DEV BOARD - TEST POINTS		REV: 1.0
嘉立创EDA	Company:	Sheet: 3/3
	Date: 24-08-2023	Drawn By: