


These changes were made to the V1.0 design during development They will be incorporated into V1.1

## CVBS & Video Amp

Do not fit C13 - SL9100 needs ~4.0V P-P video signal to amplify CVBS source



### Data Separator

Do not fit C20 - stabilises bit oscillator

Adjust C21 to give 7Mhz clock rate

### **RSync Generator**


Do not fit R2 and changes R3 to 10K - move RSync pulse earlier so it's active between run-in code bytes

# FSync LPF

Change C25 to 470pF

## PSU

Use 5V to 12V step-up module instead of U6 etc



TITLE: Fixes t	to be incorporated in V1.1	REV: 1.0
	Company:	Sheet: 1/1
	Date: 2024-10-29 Drawn By:	