

ComDetective: A Lightweight Communication Detection Tool for Threads

Muhammad Aditya Sasongko Koç University, Istanbul, Turkey msasongko17@ku.edu.tr

Palwisha Akhtar Koç University, Istanbul, Turkey pakhtar19@ku.edu.tr

ABSTRACT

Inter-thread communication is a vital performance indicator in shared-memory systems. Prior works on identifying inter-thread communication employed hardware simulators or binary instrumentation and suffered from inaccuracy or high overheads—both space and time—making them impractical for production use. We propose Comdetective, which produces communication matrices that are accurate and introduces low runtime and low memory overheads, thus making it practical for production use.

Comdetective employs hardware performance counters to sample memory-access events and uses hardware debug registers to sample communicating pairs of threads. Comdetective can differentiate communication as true or false sharing between threads. Its runtime and memory overheads are only 1.30× and 1.27×, respectively, for the 18 applications studied under 500K sampling period. Using Comdetective, we produce insightful communication matrices for microbenchmarks, PARSEC benchmark suite, and several CORAL applications and compare the generated matrices against MPI counterparts. Guided by Comdetective, we optimize a few codes and achieve up to 13% speedup.

CCS CONCEPTS

General and reference → Performance;
 Software and its engineering → Multithreading;
 Computer systems organization → Multicore architectures.

KEYWORDS

Inter-thread communication, Communication matrix, Hardware performance counters, Debug registers, False sharing, Sampling

ACM Reference Format:

Muhammad Aditya Sasongko, Milind Chabbi, Palwisha Akhtar, and Didem Unat. 2019. ComDetective: A Lightweight Communication Detection Tool for Threads . In SC'19: The International Conference for High

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

SC '19, November 17-22, 2019, Denver, CO, USA

© 2019 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 978-1-4503-6229-0/19/11...\$15.00 https://doi.org/10.1145/3295500.3356214

Milind Chabbi Scalable Machines Research, USA milind@ScalableMachines.org

Didem Unat Koç University, Istanbul, Turkey dunat@ku.edu.tr

Performance Computing, Networking, Storage, and Analysis, November 17-22, 2019, Denver, CO, USA. ACM, New York, NY, USA, 13 pages. https://doi.org/10.1145/3295500.3356214


1 INTRODUCTION

Inter-thread communication is an important performance indicator in shared-memory multi-core systems [38]. Thread communication information offers valuable insights: it divulges, to an extent, the inner workings of the program without having to examine the code meticulously; it can be used for identifying possible sources of communication-related performance overhead in parallel applications [7, 33]; it can also be used for verifying the multicore hardware design. Therefore, identifying which groups of threads communicate in what volume and their quantitative comparison against expectations offer avenues to tune software for high performance.

Several techniques exist to capture communication patterns in multi-threaded applications [3, 4, 9, 11, 13, 14, 35]. Though the proposed techniques succeed in generating communication patterns (often called as communication matrix), they come with several limitations. Simulator-based methods (e.g., [4] [11]) (a) make simplistic assumptions about CPU features (e.g., an in-order core), cache protocols and memory hierarchies, (b) introduce $\sim 10,000\times$ runtime slowdown, and (c) generate enormous volume of execution traces that grow linearly with execution time; hence, they are a misfit for evaluating a complex, long-running application in its entirety. Furthermore, to extract communication patterns from simulators, post-mortem analysis of execution traces is needed, which adds additional effort to the user.

Approaches in [35][3][9] use either a modified operating system kernel or hardware extensions to mitigate overheads. The communication pattern that they generate, however, might contain false communication¹—a situation where a cache line that is already evicted by a core is accessed by another core. Such false communication is reported when the accesses to the same cache line by different cores are separated in time. Prior approaches using binary instrumentation techniques, such as [13][14], detect communications only by retaining the thread ids of previous accesses but disregard the timestamps of those accesses. Hence, these schemes also suffer from false communication. An additional source of inaccuracy in binary instrumentation is the time dilation caused by fine-grained instrumentation—the time gap between consecutive

¹False communication should not be confused with false sharing. False sharing results in communication at the hardware level that was not intended by the programmer, while false communication does not lead to inter-core communication.



(a) LULESH - MPI (b) LULESH (c) LULESH True Sharing (d) LULESH False Sharing
Figure 1: Communication matrices of LULESH (Left to Right: MPI, ComDetective: All, True and False Sharing). Darker color indicates more communication.

accesses by the same core to the same cache line is widened due to the online analysis overheads, which allows other threads to interleave, which in turn results in overestimating communication compared to uninstrumented execution. For example, Numalize [14], one such tool that we use for comparison in our experimental study, dilates execution, changes the execution behavior, and as a result, overestimates total communication count. Other works by Mazaheri et. al [25][26] instrument program code by using a compiler-assisted tool. The code instrumentation enables detection of read-after-write (RAW) and read-after-read (RAR) dependencies among threads in the program and generates true communication (RAW) and reuse (RAR) matrices as outputs. However, their method still introduces large overhead, on average 140× slowdown.

In this work, we propose Comdetective, a communication matrix extraction tool that avoids the drawbacks of the prior art. The key premise of Comdetective is to observe the execution with minimal perturbation. Comdetective resorts to the data offered by hardware Performance Monitoring Units (PMUs) and debug registers as a means of measuring inter-thread communication. Hardware PMUs enable extracting the effective addresses involved in loads and stores in sampling fashion. Additionally, debug registers enable monitoring memory access to a designated address by a thread, without introducing any overhead in the intervening window of execution. By employing both PMUs and debug registers, we are able to detect memory accesses performed by different threads on shared cache lines in a short time window while not becoming a severe victim of false communication, unlike other approaches.

Besides being lightweight, ComDetective differentiates communication as true vs. false sharing, where true refers to the actual communication intended by the programmer due to the shared objects and false refers to the false sharing between two threads due to the cache line sharing. Two-dimensional matrices that are generated by tools such as Numalize[13][14] do not differentiate different types of communication. Figure 1 shows a motivating example, where we present the communication matrices for the multi-threaded implementation of LULESH [18] and compare it against the MPI implementation. The MPI matrix is generated using EZTrace [36] and requires post-mortem analysis. Meanwhile executing the application with ComDetective took only 136 sec with 1.48× runtime overhead. In addition, ComDetective can optionally attribute communication to each object in the application. To the best of our knowledge, there exists no other tool for multithreaded applications that delivers these features while maintaining a low overhead. Our contributions can be summarized as follows:

- COMDETECTIVE, a communication detection algorithm and its lightweight tool for multi-threaded applications with the feature to distinguish false vs. true sharing communication
- A thorough evaluation of accuracy, sensitivity, and overhead of ComDetective, and tool's comparison with ground truth and prior work
- Insightful communication matrices of PARSEC benchmark suite and six CORAL applications (AMG, LULESH, MiniFE, PENNANT, Quicksilver, and VPIC), and comparison with MPI communication matrices for the CORAL applications
- Independent of code size, only 30% runtime and 27% memory overheads on the 18 applications studied, making it a practical tool for production use.

The ${\sf ComDetective}$ tool is publicly available at https://github.com/comdetective-tools.

2 BACKGROUND

Inter-thread communication: We define communication among threads as the transfer of cache lines across different CPU cores due to cache coherence protocol in a shared-memory system. An example is a transfer of cache line from a thread running on a core that has a cache line with 'modified' status, according to MESI protocol, to another thread running on a different core that has the same cache line in the 'invalid' status. Such communication or cache line transfer can also happen from a core that has a cache line with 'exclusive', 'modified', or 'shared' status to another core that does not have that cache line in its local caches.

This kind of communications can occur due to either *true sharing* or *false sharing*. True sharing happens when two different threads communicate or transfer a cache line as both of them access the same variable located in the cache line. False sharing ensues when two threads communicate on a cache line, yet they do not access the same variables, but these variables happen to reside on the same cache line. While true sharing is an inevitable communication for cooperating threads in parallel programs, false sharing can be considered as an overhead since the two threads do not actually need to communicate as they access different variables.

Communication Matrix: Communication matrix is defined as a matrix that counts instances of communications between each pair of threads in a multi-threaded application. The $(i,j)^{\text{th}}$ entry in the matrix represents the number of communication instances between thread i and thread j. The communication matrix is symmetric (both parties are involved in communication) and has zero along the diagonal (a thread does not communicate with itself). The cells

only count the number of cache line-granularity data transfers; they do not account other transactions that may be involved by the underlying implementation of the coherence protocol.

Hardware Performance Monitoring Unit (PMU): CPU's PMU offers a programmable way to count hardware events such as loads, stores, CPU cycles, etc. PMUs can be configured to trigger an overflow interrupt once a threshold number of events elapse. A profiler, running in the address space of the monitored program, handles the interrupt and records and attributes the measurements to their corresponding communication types or objects. We refer to a PMU interrupt as a "sample." PMUs are per CPU core and virtualized by the operating system for each OS thread. Intel's Precise Event-Based Sampling (PEBS) [16] facility offers the ability to inspect the effective address accessed by the instruction on an event overflow for certain kinds of events such as loads and stores. This ability to extract the effective address is often referred to as address sampling, which is a critical building block of ComDetective. Such capability has been available in AMD processors via Instruction-Based Sampling (IBS) facility [15] since AMD Family 10h Processors, in POWER processors via Marked Events facility [34] since POWER 5, and in Intel processors via PEBS in Intel Nehalem and their successors.

Hardware debug registers: Hardware debug registers [17, 27] enable trapping the CPU execution for when the program counter reaches an address (breakpoint) or an instruction accesses a designated address (watchpoint). One can program debug registers with different addresses, widths, and conditions (e.g. W_TRAP and RW_TRAP) that cause the CPU to trap on reaching the programmed conditions. Today's x86 processors have four debug registers.

Linux perf_events: Linux offers a standard interface to program and sample PMUs and debug registers usin the perf_event_open [20] system call and the associated ioctl calls. The ability to program debug registers has been available since Linux 2.6.33, and the ability to access multiple PMUs since Linux 2.6.39 [20]. The Linux kernel can deliver a signal to the specific thread whose PMU event overflows or debug register traps. The user code can (1) mmap a circular buffer into which the kernel keeps appending the PMU data on each sample and (2) extract the signal context on each debug register trap.

3 COMDETECTIVE

3.1 Overview

In generating communication matrices, Comdetective leverages PMUs and debug registers to detect inter-thread data movement on a sampling basis. If communication is frequent, the same addresses appear in the samples taken on communicating threads; by comparing the addresses seen in closely taken samples on different threads, one can potentially detect communication. If communication is infrequent, however, the probability of seeing the same address in two samples taken by two different threads becomes rare. Hence, Comdetective leverages debug registers to identify infrequent communications. A thread sets a watchpoint for itself to monitor an address recently accessed by another thread. If and when the thread accesses such address in the near future, the debug register traps and thus detects communication.




Figure 2: One possible execution scenario: 0) Every thread configures its PMU to sample its stores and loads. 1) Thread T_i 's PMU counter overflows on a store. 2) T_i publishes the sampled address to BulletinBoard if no such entry exists and tries to arm its watchpoints with an address in the BulletinBoard (if any). 3) Thread T_j ' PMU counter overflows on a load. 4) T_j looks up BulletinBoard for a matching cache line. 5) If found, communication is reported. 6) Otherwise, T_j tries to arm watchpoints. 7) T_j accesses an address on which it set a watchpoint, the debug register traps, communication is reported.

In ComDetective, each application thread uses PMU to sample its memory access (load and store) events. When a threshold number of events of a certain type (load or store) happen, the corresponding PMU counter overflows. The thread, say T_1 , encountering an overflow extracts the effective address involved in the instruction at the time of the overflow (aka sample) and tries to publish the address on to a global data structure, BulletinBoard, that other threads can readily access. When another thread, say T_2 , encounters its PMU overflow, it looks up the BulletinBoard for an address conflicting with its sampled address located on the same cache line. If such an entry is found in BulletinBoard and the two accesses are by different threads, then communication is detected between the two threads. If, however, no conflicting entry is found, it may mean the sampled address may be a private address (which is common when the fraction of sharing is less) or the thread may access the location in the near future. In this situation, T_2 picks an unexpired address $\mathcal M$ posted in BulletinBoard and arms its CPU's debug registers to monitor all or as many as possible addresses that fall on the same cache line \mathcal{L} shared by \mathcal{M} . A subsequent access by T_2 , anywhere on \mathcal{L} , is a communication between T_2 and the thread that published \mathcal{M} . This communication will be detected by trapping of the watchpoints in T_2 . Once communication is detected, the corresponding communication matrices are updated. The communication is reported if and only if at least one store operation is involved.

ComDetective maintains BulletinBoard as a concurrent hash table. The sampled address, rounded down to the nearest cache line address, serves as the key to the BulletinBoard; the value for each entry in the BulletinBoard is the following tuple: Memory address $\mathcal M$ accessed at the point of PMU sample, access length δ , ID of the publishing thread, timestamp of the publishing. Only addresses involved in store operations are inserted into the BulletinBoard, but PMU address samples generated for both loads and stores are looked-up in the BulletinBoard to detect communication. This arrangement detects both write-after-write and read-after-write sharing; note that any repeating write-after-read sharing in one thread will be captured as a read-after-write sharing in another (the reader) thread.

Algorithm 1 Communication Detection

```
1: global ConcurrentMap BulletinBoard
    thread_local Timestamp t_{prev} = 0
4:
   procedure PMUSAMPLEHANDLER (Address M_1, AccessLen \delta_1, Timestamp ts_1, ThreadID T_1,
5:
        L_1 = \text{getCacheline}(M_1)
        entry = BulletinBoard.AtomicGet (key=L_1)
                                                                                        ▶ Is L_1 in hash?
        if entry == NULL then
                                                             ▶ Matching cache line is not found in hash
8:
            TryArmWatchpoint(T_1)
10:
             < M_2, \delta_2, ts_2, T_2 > = getEntryAttributes (entry)
            if T_1 != T_2 and ts_2 > t_{prev} then
                                                                ▶ A new sample from a different thread
11:
                if [M_1, M_1 + \delta_1) overlaps with [M_2, M_2 + \delta_2) then
12:
13:
                    Record true sharing
14:
                    Record false sharing
15:
                end if
17:
                t_{prev} = ts_2
18:
            else
                TryArmWatchpoint (T_1)
20:
            end if
21:
        end if
        if (A_1 \text{ is not STORE}) or (entry != NULL and M_2 has not expired) then
23:
24:
25:
                                    ▶ A<sub>1</sub> is a store and the current entry has expired, then publish M<sub>1</sub>
26
        {\it BulletinBoard.} \\ {\it TryAtomicPut(key} = L_1, \\ {\it value} = < M_1, \\ \delta_1, \\ ts_1, \\ T_1>) \\
    end procedure
28
29: procedure TryArmWatchpoint(ThreadID T)
        \mathbf{if} current WPs in T are old \mathbf{then}
31:
            Disarm any previously armed WPs
            Set WPs on an unexpired address from BulletinBoard that is not from 7
32:
34: end procedure
```

3.2 Communication Detection Algorithm

The main components of Comdetective and one possible workflow scenario are displayed in Figure 2. Next, we explain the algorithm used in Comdetective.

Setup: Every thread configures its PMU to monitor its memory store and load events. Each of these threads is interrupted on elapsing a specified number of events.

On A PMU Sample: When a PMU counter overflows, the thread T_1 that encounters the overflow, tries to publish the address M_1 that it sampled to BulletinBoard and calls PMUSampleHandler presented in Algorithm 1. In Line 6, the thread queries the BulletinBoard by using the base address of the cache line L_1 containing M_1 . If no entry is found, it tries to arm its watchpoints (WPs) (Line 8). If the previously armed WPs are old, the thread T_1 selects an unexpired address M_3 in the BulletinBoard and arms its debug registers to monitor the cache line that M_3 belongs to (Line 29-34). Since WPs of a thread belong to the same cache line, they are either all expired or all recent. On x86 with four 8-byte length debug register, ComDetective can monitor only 32 bytes out of the 64 bytes of a cache line. Hence, ComDetective randomly chooses four chunks of the 64-byte cache line to monitor.

In case the entry is already filled by a cache line L_2 from a previous sample and the cachelines are the same, then Line 11 checks the IDs of the publisher thread T_2 and the sampling thread T_1 . If thread IDs are different, then communication is detected between T_1 and T_2 (Line 12-16). The communication could be a true sharing or false sharing. If the sampled access region $[M_1, M_1 + \delta_1)$ overlaps with the access region published in BulletinBoard $[M_2, M_2 + \delta_2)$ we treat it as a true sharing event and treat it as false sharing event otherwise. We defer the details of how the volume of communication is computed to Section 3.3.

In order not to overcount communications associated with the same published address between two threads, we keep t_{prev} per thread, which is set when a communication is detected for that thread. Line 17 sets t_{prev} to the timestamp of the publisher thread, ensuring that we do not overcount the cache line transfer between two threads. If no communication is recorded for T_1 , T_1 tries to arm its WPs (Line 19) using an unexpired addressed published by some other thread into the BulletinBoard, as described previously.

If either the sample is for a memory load operation or the previously published entry by the same thread is not expired yet, the thread simply returns and resumes its execution. Otherwise, the thread T_1 publishes the sampled address along with other attributes associated with the cache line L_1 , such as the timestamp of sampling, memory access length, and thread ID (Line 26). Atomic operations that perform load and store are treated as store.

On watchpoint trap: When a thread T_i experiences a trap in one of the debug registers, T_i is considered to communicate the thread T_j —the thread that had published an address in the BulletinBoard whose cache line T_i is monitoring via its debug registers.

After watchpoint trap: After handling the watchpoint trap, the trapping thread disables all debug register armed to monitor the same cache line. This is justified because the subsequent accesses to the same cache line are *expected* to be served locally without generating any communication. If the cache line were modified by another core in the meantime, it will not be detectable and it is indeed not necessary in the coarse-grained sampling scheme. Watchpoints are re-armed with newer published addresses upon next PMU counter overflow, as explained previously.

On program termination: The profiled data need not leave the matrix symmetric. For example, the reported communication may be more in the thread $\langle T_i, T_j \rangle$ pair compared to the thread $\langle T_j, T_i \rangle$ pair. However, since both parties are equally involved in a communication event, we update every $\langle T_i, T_j \rangle$ pair to be the sum of both $\langle T_i, T_j \rangle$ and $\langle T_j, T_i \rangle$, thus making the matrix symmetric.

Expiration period: For practical considerations, each thread treats the timestamp of a BulletinBoard entry as "recent" (aka "unexpired") if it was published between its current sample and its previous sample (i.e., one sample period), and "old" (aka "expired") otherwise. This scheme allows each published address or watchpoint to survive long enough to be observed by all threads working at the same rate and yet be naturally evicted by a newer address. A published address is deemed expired, if it survived for more than two store events from the same thread. Load events are not used for determining the expiration period of a published address, since only stores can ever be published into the BulletinBoard. The expiration period of watchpoints includes loads as well because watchpoints can be armed by samples generated by loads or stores.

3.3 Quantifying Communication Volume

There are two sources leading to underestimation in communication volume: sparsity of PMU samples and limited number of debug registers to monitor an entire cache line. For instance, four debug registers can cover 32 bytes of the total 64 bytes of an

x86-64 cache line. To address the first problem, on each communication detection or trap, instead of recording just one communication event, Comdetective scales up the quantity by the *sampling_period*. In case a communication is detected in a sample and without using debug registers, we update the $Matrix[T_i, T_j]$ cell as: $Matrix[T_i, T_j] + = sampling_period$.

To address the second problem, we use the probability theory. If D number of debug registers can monitor M bytes of memory each, they can monitor a total of $D \times M$ bytes. If the CPU cache line is L bytes long, where $L > (D \times M)$, then the probability of trapping on an address involved in a communication after sampling it is $p = (D \times M)/L$. If K traps are detected, in expectation, we can scale it up by 1/p to get an estimated number of events, i.e., K/p. Taking both effects into account, on each watchpoint trap, we update the $Matrix[T_i, T_j]$ cell as:

$$Matrix[T_i, T_j] + = \frac{sampling_period \times L}{(D \times M)}$$

3.4 Implementation

We implement Comdetective atop the open-source HPCToolkit performance analysis tools suite [1]. Comdetective's profiler loads the monitoring library into the target application's address space at link time for statically linked executables or at runtime using LD_PRELOAD [29] for dynamically linked executables. As the target application executes, the profiler in Comdetective manages PMUs and debug registers to record communication pairs. On Intel processors, we use MEM_UOPS_RETIRED:ALL_STORES and MEM_UOPS_RETIRED:ALL_LOADS to sample memory access events. These events offer the effective memory address accessed in a sample along with the program counter. On a PMU sample, the profiler walks the sampled thread's call stack via an online binary analysis. It, then, attributes the measurements to the sampled call path.

Monitoring stack addresses in the target application is tricky, because the frames of Comdetective's sample/trap handler can overwrite the stack location and cause undesired debug register trap. We avoid this problem by establishing a separate signal-handler stack frame for both PMU signal handler and watchpoint exception handler using the Linux sigaltstack facility [21]. The sigaltstack facility allows each thread in a process to define an alternate signal stack in a user-designated memory region. We use alternate stack to handle PMU and watchpoint signals. All other signals continue to use the default stack unless specified otherwise by the application.

Comdetective optionally allows mapping each communication event to runtime objects in the program. It uses ADAMANT[8] to extract static and dynamic object information. Static objects are detected by parsing the binary file and the dynamic objects are detected by intercepting allocation routines such as malloc and free. All stack objects of a given thread are grouped into a single object, while dynamic objects that have the same call stack are grouped into an object.

4 EXPERIMENTAL STUDY

This section evaluates the accuracy, sensitivity, and overheads of ComDetective and presents insightful communication matrices for the selected CORAL and PARSEC benchmarks. Our evaluation system is a 2-socket Intel Xeon E5-2640 v4 Broadwell CPU. There

```
#pragma omp parallel shared(sharedData) private(privateData) \
num_threads(nThreads)

{
    for(int i = 0 ; i < N_ITER; i++) {
        int rNum = rand_r(); // thread private
        if (rNum < SHARING_FRACTION) {
            sharedData = rNum;
        } else {
            privateData = rNum;
        }
}</pre>
```

Listing 1: Write-Volume Benchmark

Listing 2: False Sharing Benchmark


Listing 3: Read-Write Benchmark. Reading from shared data vs. writing to shared data

Listing 4: Point-to-point Communication Benchmark. Communication happens between threads that have the same shared_data_index value

are ten cores per socket with 2-way simultaneous multi-threading. Each core has its own local L1i, L1d, and L2 caches, while all cores in a socket share a common L3 cache. We use Linux 4.15.0-rc4+ and GNU-5.4 toolchain. Unless otherwise stated, the default sampling interval in all experiments is 500K for both reads and writes and the default hash table size in BulletinBoard is 127.

4.1 Accuracy Verification

We evaluate the accuracy of ComDetective with four microbenchmarks we have developed. These benchmarks assess the accuracy against the known ground truth by varying the parameters such as communication volume, false sharing fraction, communicating thread subgroups, and read-to-write ratios.



(b) Total communication counts for different sharing fractions with threads mapped evenly to two sockets (scatter). Figure 3

4.1.1 Write-Volume. In this benchmark, each thread performs only a single store operation (atomic write) in each iteration of a loop as shown in Listing 1. Each thread randomly either accesses its private data or common shared data. The ratio of accesses to shared vs. private data is controlled via the SHARING_FRACTION. For example, if the sharing fraction is specified as 20%, then approximately 20% of the time over the entire execution, thread writes into the shared data and writes to its private data in the remaining 80% of the time. There is no false sharing in this benchmark. The source of ground truth for this benchmark is the sum of L2_RQSTS.ALL_RFO hardware performance event obtained from each thread in the absence of other cache sharing effects (which there is none in the benchmark). An RFO event happens when a core tries to gain ownership of a cache line for updating it.

Figure 3 displays the results with different number of threads for the Write-Volume benchmark, where the x-axis is the sharing fraction and y-axis is the total communication volume. Figure 3-a and b, respectively, show thread mapping to the same socket (compact) vs. two different sockets (scatter). As expected, the communication volume increases as the sharing fraction increases or thread count increases. Notice, however, that the actual communication volume collected via RFO does not follow a straight line and in most cases, ComDetective is very accurate in capturing this trend. The nonlinear growth of communication is because when the same cache line is repeatedly accessed by the same core, even if there is a pending request from another core, the request from the core that holds the line is unfairly favored. While such optimizations are not unexpected from a CPU design perspective, they are unintuitive for a programmer and make it harder for them to envision the communication pattern and volume in their programs without the help of tools such as COMDETECTIVE. Another unintuitive behavior is that mapping threads to different sockets results in less communication than when they are mapped to the same socket and COMDETECTIVE can identify this phenomenon. We have also performed similar experiments with atomic_add and compare_and_swap and observed similar behaviors.

The gaps of undercounting and overcounting in certain cases is an artifact of sampling that relies on probability theory in estimating total number of communications between any two threads. As described in Sec 3.3, we use sampling period to estimate the number of communication events that might have been missed between samples. Because of this reason, certain degree of undercounting and overcounting with respect to the ground truth is inevitable.

In Figure 3-a and b, Comdetective underestimates the number of communications when the thread count is small and the sharing fraction is high (~100%). This undercounting can be attributed to signal handling. When a thread (say T_1) takes a PMU sample or watchpoint trap, T_1 's execution gets diverted to handling the signal. During signal handling, T_1 will not generate any cache line communication with its peer thread (say T_2). During this time, T_2 progresses unhindered and continues performing memory access operations across its loop iterations. The act of monitoring reduces communication and hence it appears as undercounting with respect to the unmodified original execution. Note however that this level of extreme sharing without any computation as in our synthetic benchmark shown in Listing 1 is as a pathological case for Comdetective and unlikely in real-world code.

The right most plot in Figure 3-a presents the communication volume for 16 threads running on 10-core socket, where some of the physical cores are oversubscribed with more than one thread.




Figure 4: Comparison between total communication counts captured by Numalize[14], ComDetective, and the real RFO counts




Figure 5: Comparing true sharing vs. false sharing counts across different sharing fractions using 8 threads.




Figure 6: Total communication counts detected by ComDetective across different fraction of read operations.

From the figure, it appears that Comdetective overestimates the communication. However, RFO events are no longer the ground truth in this case. This is because L2_RQSTS.ALL_RFO counts RFO events between physical cores at L2 caches; and L2 is shared by logical cores. As a result, communication happening between the threads mapped to the same physical core does not result in an RFO event. The RFO counts of threads sharing a physical core are combined if they communicate with other physical cores. Consequently, one would expect that the RFO counts should be lower than the actual communication count when cores are oversubscribed. Indeed, Comdetective gives higher counts than the counts of L2_RQSTS.ALL_RFO events.

We compare Comdetective with the state of the art in Figure 4, which plots the communication volume captured by Numalize [14], Comdetective, and the ground truth when two threads are mapped to the same or different sockets using atomic add benchmark. Numalize hugely overestimates the volume possibly because it does not maintain the timestamp of accesses, records many false communications, and ignore data from the underlying hardware.

4.1.2 False-Sharing. Unlike Write-Volume, which has no false sharing, this benchmark introduces a controllable amount of false sharing as shown in Listing 2. Also for coverage, instead of an atomic write, it performs atomic add operation. This benchmark is valuable to assess the statistical nature of randomly selecting parts of a cache line to observe using limited number of debug registers. The ratio of false sharing to the entire communications captured is expected to match the fraction of false sharing specified by the user. Figure 5 shows the true and false sharing counts for eight threads with varying false sharing fractions. As expected, the false sharing count increases linearly as false sharing fraction increases. Furthermore, the ratio of false sharing count to total communication count is very close to the specified false sharing fraction for each data point.

4.1.3 **Read-Write**. Since only store operations are inserted into the BulletinBoard, it is important to assess the quality of results for benchmarks that involve a mix of loads and stores. The benchmark is configured so that one thread always and only performs a write operation in each iteration in a shared location, while the remaining threads might perform either a write or a read operation on the same shared data depending on the specified read fraction. The usage of the read fraction to control the amount of read operations is illustrated in Listing 3. For the compiler not to




Figure 7: Communication matrices for point-to-point communications having different sharing fractions. Thread 0 only communicates with thread 1, thread 2 only communicates with thread 3. Sharing fractions for each pair are shown on the top of the maps.

eliminate the loads, the loads are implemented with asm volatile. As read fraction increases, more and more reads hit in the local cache before the newly written value by the writer are visible. Thus, increasing the reading fraction linearly decreases the communication volume. Figure 6 captures the total detected communication count as a function of read fraction at different thread counts (2, 4, and 8). The communication volume is naturally higher when there are more number of readers. It is worth noting that the drop in communication is more steep with increasing reading fraction for larger number of threads than for a fewer number of threads.

4.1.4 **Point-to-Point Communication**. In this benchmark, threads are grouped in pairs and the shared variables are per pair instead of a single shared variable for all threads. This benchmark evaluates the accuracy of point-to-point communication (every

	Execution	on Time (sec)	Data Movement (GB)		
	MPI OpenMP		MPI (Msg Size)	OpenMP (Cache Lines)	
AMG	35.19	39.22	6.22	7.33	
MiniFE	111.82	142.25	3.24	1.46	
Quicksilver	19.04	23.45	32.74	106.13	

Table 1: Running time and data movement comparison of OpenMP and MPI implementations for AMG, MiniFE and Quicksilver using 32 threads

cell of the communication matrix). To make a pair of threads communicate, they both need to have similar values of index variables (shared_data_index), which point to a same shared array element that they write into as shown in Listing 4. Figure 7 shows the results for two groups performing only write operations; thread 0 communicates only with thread 1, and thread 2 only communicates with thread 3. Figure 7 shows the communication matrices as heat maps; the observed communication is on the left side and the expected results are on the right side. The number in each matrix cell displays the *normalized* communication count in that cell, which is computed by dividing each cell by the cell with the highest count in its matrix. It is evident that heat maps produced by ComDetective resemble the expected heat maps.

4.2 Communication in CORAL Benchmarks

In this section, we present insightful communication matrices for the selected CORAL and CORAL-2 benchmarks, namely AMG [2, 40], LULESH [23], miniFE [28], PENNANT [31], Quicksilver [32], and VPIC [6, 39] as heatmaps in Figure 8, where darker color indicates more cache line transfers between pairs. The matrices are core-indexed not thread-indexed as Comdetective can covert the thread IDs to core IDs using the sched_getcpu() system call if needed. The threads in each benchmark are bound to the cores with compact mapping strategy but evenly distributed to two sockets.

We compare the inter-thread communication matrices generated by ComDetective with the inter-process communication matrices generated by EZTrace [36]. EZTrace is a generic trace generation framework and it collects the necessary information by intercepting function calls and recording events during execution using the FxT library [12] and then performs a post-mortem analysis on the recorded events. The MPI and OpenMP variants of all six applications are based on the same source distributions with optional flags to turn on/off the OpenMP/MPI compilation in their makefiles. As a result, there are no significant algorithmic differences in their implementations. The MPI matrices report the total number of messages exchanged between processes, not the message size. All applications use 32 threads for OpenMP and 32 ranks for MPI except for LULESH which uses 27 threads (or ranks) since it needs a cubic number. For the hybrid implementations of MPI, we set the thread count per rank to 1.

In general, Comdetective offers insights into communication patterns in these applications. For example, the following patterns emerge from our matrices: 1) L-shape pattern in the lower left corners (e.g. LULESH, PENNANT), which indicates that all threads heavily communicate with the master thread (a central bottleneck), 2) nearest neighborhood communication pattern, where threads mostly communicate with adjacent threads (e.g. AMG, MiniFE, VPIC), and 3) group communications (e.g. Quicksilver, LULESH). Although the inter-thread communication matrices are generally more populated than the inter-process communication matrices,


in most cases, they logically resemble their MPI counterparts except for MiniFE and Quicksilver. Quicksilver uses a mesh in its computation and the user defines mesh elements per dimension. If the decomposition geometry is not explicitly specified by the user for the MPI ranks, the MPI communication matrix (not shown) becomes very similar to Comdetective's matrix. However, following the suggested decomposition by the Quicksilver developers [32] we decompose the mesh in only one dimension, resulting in nearest neighborhood communication for MPI. It is not possible for a user to perform similar type of decomposition for threads in a configuration file, resulting in more neighbors to communicate.


The total communication counts captured by the communication matrices might help explain the performance difference between OpenMP/MPI versions and scalability of benchmarks. Table 1 presents the execution time of the AMG, MiniFE and Quicksilver applications. The table also shows the resulting data movement for each benchmark, where data movement for the multi-threaded applications is calculated based on the total number of cache line transfers in Gbytes with the help of ComDetective. Similarly, for MPI, we computed the total message size exchanged including peerto-peer and collective communications with the help of EZTrace. In all three applications, MPI outperforms OpenMP. This result, perhaps, can be attributed to the fact that the MPI implementations lead to less data movement than their OpenMP counterparts. For example, the multi-threaded versions of AMG and Quicksilver perform respectively 11% and 23% more data movement than the multi-process versions. The exception for this is MiniFE, in which the communication count of its OpenMP implementation is lower than its MPI counterpart. However, while the MPI version exchanges 0.5M messages for its data movement, the OpenMP version of MiniFE leads to 24.5M cache line transfers during its execution, which explains the performance gap.

Figure 8 also splits the inter-thread communication matrices into two matrices one each for true and false sharing. Due to the space limitation, we discuss the false sharing matrices for only MiniFE, which solves kernels of finite-element applications. It generates a sparse linear-system from the steady-state conduction equation on a brick-shaped problem domain of linear 8-node hex elements and then solves the linear-system using a conjugate-gradient algorithm. Comdetective shows that the communication is among the adjacent threads (other than with the thread id 0) and dominated by false sharing. False sharing occurs sum_in_symm_elem_matrix and sum_into_vector functions, where adjacent elements in a vector falling into a single cache line are accessed by different threads. While padding each scalar forming the elements of a vector can eliminate such false sharing, it can also have the deleterious effect of bloating the memory.

4.3 Communication in PARSEC Benchmarks

Figure 9 shows the PARSEC matrices created by ComDetective. Our matrices differ from the ones previously studied by [4], [10] and [14]. In general, ours are sparser. This can be explained by the fact that our approach takes into account the cache coherency protocol. Since we use expiration period to discard false communications among threads, which might happen due to the huge time





gap between memory accesses by two supposedly communicating threads, our tool records much fewer false positives than the techniques previously used. In fact, ComDetective identifies no communication for Blackscholes and very infrequent communication for Vips and Frequine. Blackscholes and Vips indeed exhibit very low communication, which is also pointed out by the PAR-SEC authors [5]. For example, Blackscholes, which is a financial analysis benchmark, splits the price options among threads where each thread can process the options independently from each other. Communication can potentially occur at the boundaries of the partitions if boundaries share a cache line. However, it is very unlikely for threads to access the boundaries around the same time because these accesses are far separated in time. The PARSEC authors note that Frequine has a high amount of sharing; however it has a very large working set size too, which implies that accesses are served from memory, not from cache. Moreover, the work in [4] fails to identify any meaningful communication patterns for Bodytrack, Dedup, Facesim, Ferret, Streamcluster and Swaptions, on the other hand, ComDetective successfully detects these patterns.

4.4 Use-Case: Data Structure Optimization

Comdetective can optionally map detected communications, either true or false sharing, to the data objects that experience them at the expense of slightly increased overhead. Object-level attribution and quantification offers actionable feedback to the developers for object-specific optimizations or code modifications for performance tuning. To demonstrate this feature, we analyzed PARSEC's *fluidanimate* and *streamcluster* to identify their data objects that suffer from false sharing the most. After identifying and analyzing these objects, we modified some of their data structures to reduce false sharing and improve the applications' performance.

For *fluidanimate*, false sharing is caused by several dynamically allocated objects and a global variable named barrier. Due to the size of the dynamically allocated objects, applying padding among object elements might result in memory bloat. Therefore, we modified only the data structure of barrier. The variable barrier is a struct that has pthread_cond_t as an attribute. Since the attributes of pthread_cond_t are read and written by multiple threads in the pthread_cond_wait function, we introduced padding among the attributes of pthread_cond_t in the pthread library. After this modification, we achieved 13% speedup in *fluidanimate*.




Figure 10: Total communication counts detected by ComDetective under different sampling intervals compared with the ground truth (L2_RQSTS.ALL_RFO counts) when 16 threads are mapped to 2 sockets

For *streamcluster*, most of its false sharing is due to inter-thread synchronization by using pthread_mutex_t data structure. By introducing padding to the mutex attributes in the pthread library and no changes in *streamcluster* itself, we achieved 6% speedup.

4.5 Sensitivity and Overhead Analysis

4.5.1 BulletinBoard Size: To test the sensitivity of the ComDetective under different hash table sizes, we use the Write-Volume benchmark but vary the size of BulletinBoard. Using 16 threads, we observe no difference in total communication counts detected by ComDetective under hash table sizes of 5, 17, 31, 61 and 127. Furthermore, we evaluate the performance overhead at different hash table sizes using LULESH [18]. Increasing the hash table size does not materially affect the runtime overhead. For that reason, we use 127 as the hash table size for all experiments.

4.5.2 Sampling Interval: We measure the sensitivity of the tool against sampling interval in terms of both the accuracy and overhead using the *Write-Volume* benchmark with 16 threads. Figure 10 shows the total communication counts under different sharing fractions and sampling intervals from 100K up to 2M. The detected total communication count does not deviate much from the ground truth across all sampling intervals. However, we expect that in an application where communication is infrequent, a large sampling interval would result in highly sparse communication matrices or no communication would be detected in the worst case. In such

Sampling		Runtime		Memory Footprint		
Interval		Overhead		Overhead		
	AMG	LULESH	MiniFE	AMG	LULESH	MiniFE
100K	1.07×	2.12×	1.16×	1.00×	1.76×	1.00×
500K	1.10×	1.48×	1.10×	1.00×	1.62×	1.00×
1M	1.07×	1.33×	1.06×	1.00×	1.58×	1.00×
2M	1.08 ×	1.20×	1.03×	1.00×	1.51×	1.00×
	PA	RSEC + COI	RAL	PARSEC + CORAL		
500K		1.30×		1.27×		

Table 2: Runtime and space overhead of ComDetective under different sampling intervals for applications using 32 threads (LULESH 27 threads)

cases, a small sampling interval should be chosen at the expense of increasing overhead.

4.5.3 Overhead: Table 2 displays the performance overhead of ComDetective under different sampling intervals for AMG, LULESH and MiniFe. As seen from the table, the tool has a low space overhead, which allows it to be used in practice for large-scale applications. The runtime overhead drops significantly when the sampling interval is increased from 100K to 500K for LULESH and the overhead is even lower for the other two applications. Since ComDetective maintains good accuracy with reasonable performance overhead on average at a sampling interval of 500K, we chose 500K as the default sampling interval for all experiments. For the twelve PARSEC benchmarks, the runtime overhead ranges from 1.03× (streamcluster) to 2.10× (x264) with an average of 1.32×. For the six CORAL benchmarks, the runtime overhead ranges from 1.02× (PENNANT) to 2.17× (VPIC) with an average of 1.27×.

4.5.4 Debug Registers: x86 processors have four debug registers, and ComDetective uses all four for arming watchpoints. We study the impact of the number of debug registers (1, 2, 3 and 4) on the total communication counts detected by ComDetective for 16 threads using the *Write-Volume* benchmark. We observed that the number of debug registers has a negligible impact on the accuracy of ComDetective. This is because when we quantify the communication volume, we scale the volume based on the number of debug registers as discussed in Section 3.3.

5 RELATED WORK

Simulator-based Approaches: Barrow-Williams et al. [4] generate communication patterns for SPLASH-2 and PARSEC benchmarks by collecting memory access traces using Virtutech simics simulator [24]. Thread table of the kernel running on the simulator is also accessed to keep track of all running threads. Similar to [4], Henrique Molina da Cruz et al. [11] also employ a simulator to generate memory access traces. The resulting memory traces are used as the basis to create memory sharing matrix. By considering the memory sharing matrix, thread affinity is implemented by taking memory hierarchy into account. Application threads are mapped according to the generated thread affinity by using Minas framework [30]. ComDetective differs from these techniques in the way that they generate thread communication pattern with the help of a hardware simulator, while we generate communication matrix by PMUs. This makes ComDetective practical to use and runs faster than the simulator-based techniques, especially for full application execution.

OS-based Approaches: Tam et al. [35] and Azimi et al. [3] obtain communication patterns from running parallel applications

through PMUs. Unlike Comdetective, their technique requires kernel support. PMUs are accessed by the kernel and the communication pattern of a running application can be generated by the kernel. The PMUs that are accessed are pipeline stall cycle breakdown, L2/L3 remote cache access counters, and L1 cache miss data address sampler.

Cruz et al. [9] use Translation Look-aside Buffers (TLBs) to generate of communication matrix that records page level memory sharing. Two approaches were introduced that use software-managed TLB and hardware-managed TLB. For the software-managed TLB, a trap is sent to OS when TLB miss occurs. Before the missing page table entry is loaded, TLB content of each core is checked for the matches of the missing entry. The information on the matches is used to update the communication matrix. For the hardware-managed TLB, kernel will check the content of TLBs periodically. Both approaches require OS support. In contrast, Comdetective uses user-space PMU sampling. Moreover, TLB-granularity monitoring is too coarse-grained because inter-thread communications happen at cache-line granularity.

Code Instrumentation-based Approaches: Diener et al. [13, 14] develop Numalize, which uses binary instrumentation [22] to intercept memory accesses and identify potential communications among threads by comparing the intercepted memory accesses. Two or three threads that perform accesses to a memory block consecutively are considered to communicate by the tool. We have compared Comdetective with Numalize in our experimental study. Numalize introduces more than 16× runtime overhead and almost 2000× memory overhead, whereas Comdetective introduces only 1.30× runtime overhead and 1.27× space overhead. Moreover, Comdetective does not dilate execution and produces more accurate communication matrices.

A more recent work [25, 26] performs code instrumentation with the help of the LLVM compiler. This instrumentation allows detection of RAW and RAR dependencies in the original code and outputs this information as communication and reuse matrices. Through communication reuse distance and communication reuse ratio derived from these outputs, the tool facilitates analysis of communication bottlenecks that arise from thread interactions in different code regions. However, this tool still suffers from significant slowdown (140×), and is limited to detection of memory accesses to similar addresses. Hence, to our knowledge, it cannot detect cache line transfers that are triggered by false sharing.

Profiling Memory Accesses: Concerning the use of Performance Monitoring Units (PMUs) by library or standalone tool to profile memory accesses or data movement, our work is not the first one that implements this idea. Lachaize et al. [19] introduced MemProf, which utilizes kernel function calls to sample data from memory access events. This data is used to identify objects that are accessed remotely by any thread. Like ComDetective, MemProf also intercepts functions for thread creation, thread destruction, object creation, and object destruction to differentiate memory accesses belonging to different objects and different threads. Unat et al. [37] introduce a tool, ExaSAT, to analyze the movement of data objects using compiler analysis. Even though it has no runtime overhead, it cannot capture all the program objects or their references as it relies on static analysis. Chabbi et al. [7] employ PMUs and debug registers to detect false sharing but do not generalize it for

inter-thread communication matrices; furthermore, their technique does not quantify communication volume even for false sharing. Even though these tools can count memory access events, they do not associate these events to threads and are not used in generating communication pattern among threads.

6 CONCLUSIONS

Inter-thread communication is an important performance indicator in shared-memory systems. We developed ComDetective, a communication matrix generation tool that leverages PMUs and debug registers to detect inter-thread data movement on a sampling basis and avoids the drawbacks of prior work by being more accurate and introducing low time and memory overheads. We present the algorithm used by ComDetective and its implementation details, then evaluate the accuracy, performance, and utility of the tool, by carrying out extensive experiments. Tuning code based on the insights gained from ComDetective delivered up to 13% speedup. Programmers can generate insightful communication matrices, differentiate true and false sharing, associate communication to objects, and pinpoint high inter-thread communication in their applications with the help of ComDetective.

ACKNOWLEDGMENTS

The authors from Koç University are supported by the Scientific and Technological Research Council of Turkey (TUBITAK), Grant no. 215E193.

REFERENCES

- L. Adhianto, S. Banerjee, M. Fagan, M. Krentel, G. Marin, J. Mellor-Crummey, and N. R. Tallent. 2010. HPCToolkit: Tools for Performance Analysis of Optimized Parallel Programs. Concurrency Computation: Practice Experience 22, 6 (2010), 685-701
- $\label{eq:complex} \begin{tabular}{ll} [2] AMG.\ 2017.\ Parallel\ Algebraic\ Multigrid\ Solver.\ https://github.com/LLNL/AMG. \end{tabular}$
- [3] Reza Azimi, David K. Tam, Livio Soares, and Michael Stumm. 2009. Enhancing operating system support for multicore processors by using hardware performance monitoring. ACM SIGOPS Operating Systems Review 43, 2 (2009), 56–65.
- [4] Nick Barrow-Williams, Christian Fensch, and Simon Moore. 2009. A communication characterisation of Splash-2 and Parsec. In IEEE International Symposium on Workload Characterization, 2009. IISWC 2009.
- [5] C. Bienia, S. Kumar, J. P. Singh, and K. Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT). 72–81.
- [6] K. J. Bowers, B. J. Albright, B. Bergen, L. Yin, K. J. Barker, and D. J. Kerbyson. 2008. 0.374 Pflop/s Trillion-particle Kinetic Modeling of Laser Plasma Interaction on Roadrunner. In Proceedings of the 2008 ACM/IEEE Conference on Supercomputing (SC '08). IEEE Press, Piscataway, NJ, USA, Article 63, 11 pages. http://dl.acm. org/citation.cfm?id=1413370.1413435
- [7] Milind Chabbi, Shasha Wen, and Xu Liu. 2018. Featherlight On-the-fly False-sharing Detection. In 2018 SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP).
- [8] Pietro Cicotti and Laura Carrington. 2016. ADAMANT: Tools to Capture, Analyze, and Manage Data Movement. In The International Conference on Computational Science, 2016. ICCS 2016.
- [9] Eduardo H.M. Cruz, Matthias Diener, and Philippe O.A. Navaux. 2012. Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory. In 2012 IEEE 26th International Parallel and Distributed Processing Symposium (IPDPS).
- [10] Eduardo H. M. Cruz, Matthias Diener, Laércio L. Pilla, and Philippe O. A. Navaux. 2019. EagerMap: A Task Mapping Algorithm to Improve Communication and Load Balancing in Clusters of Multicore Systems. ACM Trans. Parallel Comput. 5, 4, Article 17 (March 2019), 24 pages. https://doi.org/10.1145/3309711
- [11] Eduardo Henrique Molina da Cruz, Marco Antonio Zanata Alves, Alexandre Carissimi, Philippe Olivier Alexandre Navaux, Christiane Pousa Ribeiro, and Jean-Francois Mehaut. 2011. Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms. In 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW).
- [12] Vincent Danjean, Raymond Namyst, and Pierre-André Wacrenier. 2005. An Efficient Multi-level Trace Toolkit for Multi-threaded Applications. In Proceedings

- of the 11th International Euro-Par Conference on Parallel Processing (Euro-Par'05). 166-175.
- [13] Matthias Diener, Eduardo H.M. Cruz, Laercio L. Pilla, Fabrice Dupros, and Philippe O.A. Navaux. 2015. Characterizing communication and page usage of parallel applications for thread and data mapping. *Performance Evaluation* 88-89 (2015), 18-36.
- [14] Matthias Diener, Eduardo H. M. Cruz, Marco A. Z. Alves, and Philippe O. A. Navaux. 2016. Communication in Shared Memory: Concepts, Definitions, and Efficient Detection. In 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.
- [15] Paul J. Drongowski. 2007. Instruction-Based Sampling: A New Performance Analysis Technique for AMD Family 10h Processors. https://pdfs.semanticscholar. org/5219/4b43b8385ce39b2b08ecd409c753e0efafe5.pdf.
- [16] Intel. 2010. Intel Microarchitecture Codename Nehalem Performance Monitoring Unit Programming Guide. https://software.intel.com/sites/default/files/m/5/2/c/ f/1/30320-Nehalem-PMU-Programming-Guide-Core.pdf.
- [17] Mark Scott Johnson. 1982. Some Requirements for Architectural Support of Software Debugging. In Proceedings of the First International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS I). ACM, New York, NY, USA, 140–148. https://doi.org/10.1145/800050.801837
- [18] Ian Karlin, Abhinav Bhatele, Jeff Keasler, Bradford L. Chamberlain, Jonathan Cohen, Zachary DeVito, Riyaz Haque, Dan Laney, Edward Luke, Felix Wang, David Richards, Martin Schulz, and Charles Still. 2013. Exploring Traditional and Emerging Parallel Programming Models using a Proxy Application. In 27th IEEE International Parallel & Distributed Processing Symposium (IEEE IPDPS 2013). Boston, USA.
- [19] Renaud Lachaize, Baptiste Lepers, and Vivien Quema. 2012. MemProf: a memory profiler for NUMA multicore systems. In USENIX ATC'12 Proceedings of the 2012 USENIX conference on Annual Technical Conference. 5.
- [20] Linux. 2012. perf_event_open Linux man page. https://linux.die.net/man/2/perf_event_open.
- [21] Linux. 2018. SIGALTSTACK. http://man7.org/linux/man-pages/man2/sigaltstack. 2.html.
- [22] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: building customized program analysis tools with dynamic instrumentation. In Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation. 190–200.
- [23] LULESH 2.0. [n. d.]. Livermore Unstructured Lagrangian Explicit Shock Hydrodynamics (LULESH). https://github.com/LLNL/LULESH.
- [24] P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. 2002. Simics: A full system simulation platform. *Computer* 35, 2 (2002), 50–58.
- [25] Arya Mazaheri, Felix Wolf, and Ali Jannesari. 2015. Characterizing Loop-Level Communication Patterns in Shared Memory Applications. In Proceedings of the 2015 44th International Conference on Parallel Processing (ICPP 2015). https: //doi.org/10.1109/ICPP.2015.85
- [26] Arya Mazaheri, Felix Wolf, and Ali Jannesari. 2018. Unveiling Thread Communication Bottlenecks Using Hardware-Independent Metrics. In Proceedings of the 47th International Conference on Parallel Processing (ICPP 2018). ACM, New York, NY, USA, Article 6, 10 pages. https://doi.org/10.1145/3225058.3225142
- [27] R. E. McLear, D. M. Scheibelhut, and E. Tammaru. 1982. Guidelines for Creating a Debuggable Processor. In Proceedings of the First International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS I). ACM, New York, NY, USA, 100–106. https://doi.org/10.1145/800050.801833
- [28] miniFE. [n. d.]. MiniFE Finite Element Mini-Application. https://github.com/Mantevo/miniFE.
- [29] Greg Nakhimovsky. 2001. Debugging and Performance Tuning with Library Interposers. http://dsc.sun.com/solaris/articles/lib_interposers.html.
- [30] Dimitrios S. Nikolopoulos, Eduard Ayguadé, and Constantine D. Polychronopoulos. 2002. Runtime vs. Manual Data Distribution for Architecture-Agnostic Shared-Memory Programming Models. *International Journal of Parallel Programming* 30, 4 (2002), 225–255.
- [31] PENNANT. 2016. Unstructured mesh hydrodynamics for advanced architectures. https://github.com/lanl/PENNANT.
- [32] Quicksilver. [n. d.]. A proxy app for the Monte Carlo Transport Code, Mercury. https://github.com/LLNL/Quicksilver.
- [33] Pirah Noor Soomro, Muhammad Aditya Sasongko, and Didem Unat. 2018. BindMe: A thread binding library with advanced mapping algorithms. Concurrency and Computation: Practice and Experience 30, 21 (2018). https://doi.org/10.1002/cpe.4692
- [34] M. Srinivas, B. Sinharoy, R. J. Eickemeyer, R. Raghavan, S. Kunkel, T. Chen, W. Maron, D. Flemming, A. Blanchard, P. Seshadri, J. W. Kellington, A. Mericas, A. E. Petruski, V. R. Indukuru, and S. Reyes. 2011. IBM POWER7 performance modeling, verification, and evaluation. *IBM JRD* 55, 3 (May-June 2011), 4:1–4:19.
- [35] David Tam, Reza Azimi, and Michael Stumm. 2007. Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors. In Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007. 47–58.

- [36] F. Trahay, F. Rue, M. Faverge, Y. Ishikawa, R. Namyst, and J. Dongarra. 2011. EZTrace: A Generic Framework for Performance Analysis. In 2011 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing. 618–619. https://doi.org/10.1109/CCGrid.2011.83
- [37] Didem Unat, Cy Chan, Weiqun Zhang, Samuel Williams, John Bachan, John Bell, and John Shalf. 2015. ExaSAT: An exascale co-design tool for performance modeling. The International Journal of High Performance Computing Applications 29, 2 (2015), 209–232. https://doi.org/10.1177/1094342014568690 arXiv:https://doi.org/10.1177/1094342014568690
- [38] D. Unat, Â. Dubey, T. Hoefler, J. Shalf, M. Abraham, M. Bianco, B. L. Chamberlain, R. Cledat, H. C. Edwards, H. Finkel, K. Fuerlinger, F. Hannig, E. Jeannot, A. Kamil, J. Keasler, P. H. J. Kelly, V. Leung, H. Ltaief, N. Maruyama, C. J. Newburn, and M. Pericas. 2017. Trends in Data Locality Abstractions for HPC Systems. IEEE Transactions on Parallel and Distributed Systems 28, 10 (Oct 2017), 3007–3020. https://doi.org/10.1109/TPDS.2017.2703149
- [39] VPIC. [n. d.]. Vector Particle-In-Cell (VPIC) Project. https://github.com/lanl/vpic.
- [40] Ulrike Meier Yang. 2006. Parallel Algebraic Multigrid Methods High Performance Preconditioner. Numerical Solution of Partial Differential Equations on Parallel Computers, LNCS 51 (2006), 209–233.

Appendix: Artifact Description/Artifact Evaluation

SUMMARY OF THE EXPERIMENTS REPORTED

We built our tool on top of the HPCToolkit v2017.11 and ran all the experiments using gcc-5.4 compiler on a 10-core 2-socket Intel Xeon E5-2640 v4 Broadwell CPU. For the MPI scalability results, we used OpenMPI v4.0.

We tested our tool using the following benchmarks:

PARSEC 3.0 https://parsec.cs.princeton.edu/

AMG https://github.com/LLNL/AMG

LULESH https://github.com/LLNL/LULESH

MiniFE https://github.com/Mantevo/miniFE

PENNANT https://github.com/lanl/PENNANT

Quicksilver https://github.com/LLNL/Quicksilver

VPIC https://github.com/lanl/vpic

In our study, we also made use of the following tools:

EZTrace v1.1-8 https://gforge.inria.fr/frs/?group

 $_{i}d = 2774$

ADAMANT v2.0 https://bitbucket.org/pcicotti/adamant/src/pebs/

ARTIFACT AVAILABILITY

Software Artifact Availability: All author-created software artifacts are maintained in a public repository under an OSI-approved license.

Hardware Artifact Availability: There are no author-created hardware artifacts.

Data Artifact Availability: All author-created data artifacts are maintained in a public repository under an OSI-approved license.

Proprietary Artifacts: No author-created artifacts are proprietary.

List of URLs and/or DOIs where artifacts are available:

https://github.com/ParCoreLab/ComMonitoring/tree/v1.0 DOI 10.5281/zenodo.2636483

BASELINE EXPERIMENTAL SETUP, AND MODIFICATIONS MADE FOR THE PAPER

Relevant hardware details: 2-socket Intel Xeon E5-2640 v4 Broadwell CPU, 10 cores/socket, 2 hyperthreads/core, 64GB Memory

Operating systems and versions: Ubuntu 16.04.4 LTS running Linux kernel 4.15.0-rc4+

Compilers and versions: gcc-5.4

Applications and versions: Parsec 3.0, AMG, LULESH 2.0, MiniFE, PENNAT, Quicksilver, VPIC

Libraries and versions: OpenMPI v4.0, EZTrace v1.1-8

Paper Modifications: Our tool is a modified version of HPC-Toolkit. The original HPCToolkit was modified so that it can detect inter-thread communications (true and false sharing) through event sampling and debug register interrupts, and generate communication matrices based on the detected communications. The tool uses the modified Adamant to associate detected communications

to responsible objects and generate object level information. We have provided both the modified Adamant and HPCToolkit in the repository. We also provide a Linux kernel that we used for running experiments. The Linux kernel provided contains a patch which enables arming and disarming of watchpoints. This feature has been accepted to main Linux development repo.

Other external dependencies are hpctoolkit-externals from https://github.com/WitchTools/hpctoolkit-externals

Custom libmonitor from https://github.com/WitchTools/libmonitor

Output from scripts that gathers execution environment information.

MAIL=/var/mail/USER

LANGUAGE=en_US:en

LC_TIME=tr_TR.UTF-8

USER=USER

HOME=/home/xxx

LC_MONETARY=tr_TR.UTF-8

SUDO_UID=1004

LOGNAME=USER

TERM=screen.xterm-256color

USERNAME=USER

PATH=/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bj

in:/sbin:/bin:/snap/bin

LC_ADDRESS=tr_TR.UTF-8

LC_TELEPHONE=tr_TR.UTF-8

LANG=en_US.UTF-8

SUDO_GID=1004

```
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=0
                                                          Socket(s):
                                                                                 2

→ 1;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;0

                                                          NUMA node(s):
                                                                                 GenuineIntel
   1:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=3
                                                          Vendor ID:
   4;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.
                                                          CPU family:
                                                                                 6
   .arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.
                                                          Model:
   .lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:
                                                          Model name:
                                                                                 Intel(R) Xeon(R) CPU E5-2640 v4

    *.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:

→ @ 2.40GHz

  *.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.1rz=
                                                          Stepping:
   01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01
                                                          CPU MHz:
                                                                                 1197.486
    ;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;
                                                          CPU max MHz:
                                                                                 3400.0000
   31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;
                                                          CPII min MHz.
                                                                                 1200 0000
   31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;
                                                          BogoMIPS:
                                                                                 4791.43
   31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;
                                                          Virtualization:
                                                                                 VT-x

    31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;

                                                          L1d cache:
                                                                                 32K
   35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;
                                                          L1i cache:
                                                                                 32K
   35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;
                                                          L2 cache:
                                                                                 256K
   35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01
                                                          L3 cache:
                                                                                 25600K
   ;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=0
                                                          NUMA node@ CPU(s):
                                                                                 0-9,20-29
   1:35:*.mpg=01:35:*.mpeg=01:35:*.m2v=01:35:*.mkv=_
                                                          NUMA node1 CPU(s):
                                                                                 10-19,30-39
    01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v<sub>|</sub>
                                                          Flags:
                                                                                 fpu vme de pse tsc msr pae mce
   =01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv
                                                              cx8 apic sep mtrr pge mca cmov pat pse36 clflush
   =01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb
                                                              dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
   =01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv
                                                              pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs
   =01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=0
                                                              bts rep_good nopl xtopology nonstop_tsc cpuid
   1;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=0
                                                              aperfmperf pni pclmulqdq dtes64 monitor ds_cpl

    1;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=0

                                                              vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid
dca sse4_1 sse4_2 x2apic movbe popcnt
→ 00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=0
                                                              tsc_deadline_timer aes xsave avx f16c rdrand

    0;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=₁
                                                              lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13
   00;36:*.xspf=00;36:
                                                              cdp_13 intel_ppin intel_pt tpr_shadow vnmi
SUDO_COMMAND=./collect_environment.sh
                                                              flexpriority ept vpid fsgsbase tsc_adjust bmi1
LC_NAME=tr_TR.UTF-8
                                                              hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a
SHELL=/bin/bash
                                                              rdseed adx smap xsaveopt cqm_llc cqm_occup_llc
SUDO_USER=xxx
                                                              cqm_mbm_total cqm_mbm_local dtherm ida arat pln
LC_MEASUREMENT=tr_TR.UTF-8
LC_IDENTIFICATION=tr_TR.UTF-8
                                                          + cat /proc/meminfo
PWD=/home/xxx
                                                                          65881728 kB
                                                          MemTotal:
LC_NUMERIC=tr_TR.UTF-8
                                                                          58400888 kB
                                                          MemFree:
LC_PAPER=tr_TR.UTF-8
                                                                          64707056 kB
                                                          MemAvailable:
+ lsb_release -a
                                                          Buffers:
                                                                            542152 kB
No LSB modules are available.
                                                          Cached:
                                                                           6014420 kB
Distributor ID:
                      Ubuntu
                                                          SwapCached:
                                                                                 0 kB
Description:
                   Ubuntu 16.04.4 LTS
                                                          Active:
                                                                           4001756 kB
               16.04
Release:
                                                                           2600860 kB
                                                          Inactive:
Codename:
                xenial
                                                                             50200 kB
                                                          Active(anon):
+ uname -a
                                                          Inactive(anon):
                                                                              8376 kB
Linux winter 4.15.0-rc4+ #1 SMP Sat Apr 6 01:48:12 +03
                                                          Active(file):
                                                                           3951556 kB
Inactive(file):
                                                                           2592484 kB
+ lscpu
                                                          Unevictable:
                                                                              3652 kB
Architecture:
                       x86 64
                                                          Mlocked:
                                                                              3652 kB
                                                                          67022332 kB
CPU op-mode(s):
                       32-bit, 64-bit
                                                          SwapTotal:
Byte Order:
                      Little Endian
                                                          SwapFree:
                                                                          67022332 kB
                                                                                92 kB
CPU(s):
                       40
                                                          Dirty:
On-line CPU(s) list:
                       0-39
                                                          Writeback:
                                                                                 0 kB
                                                                             49624 kB
Thread(s) per core:
                       2
                                                          AnonPages:
Core(s) per socket:
                       10
                                                          Mapped:
                                                                             48776 kB
```

Shmem: Slab:	1003 64131						<pre>./collect_environment.sh: 16:</pre>	ıd
SReclaimable:	42813	2 k	кВ				+ module list	
SUnreclaim:	21318	0 k	кВ				./collect_environment.sh: 17:	
KernelStack:	916	8 k	кВ				∴ ./collect_environment.sh: module: not foun	d
PageTables:	519	2 k	кВ				+ nvidia-smi	
NFS_Unstable:	(0 k	кВ				NVIDIA-SMI has failed because it couldn't comm	unicate
Bounce:	(0 k	кВ				→ with the NVIDIA driver. Make sure that the	
WritebackTmp:		0 k	кВ				→ NVIDIA driver is installed and running.	14000
CommitLimit:	9996319	6 k	кВ				- William differ 13 installed and running.	
Committed_AS:	81738						+ lshw -short -quiet -sanitize	
VmallocTotal:	3435973						·	
VmallocUsed:		0 k					+ cat H/W path Device Class	
VmallocChunk:		0 k					•	
HardwareCorrupt		0 k					→ Description	
AnonHugePages:		0 k						:===== _]
ShmemHugePages:		0 k					← =====	
ShmemPmdMapped:		0 k					system	HP Z840
CmaTotal:		or ok					→ Workstation	n
CmaFree:		or 0k						
			(D				/0 bus	2129
HugePages_Total		0					/0/0 memory 64	KiB BIOS
HugePages_Free:		0					/0/7 memory	System
HugePages_Rsvd:		0					→ Memory	
HugePages_Surp:		0	_				/0/7/0 memory	16GiB
Hugepagesize:	204						□ DIMM Synchronous 2400 MHz (0.4 ns)	
DirectMap4k:	27070						/0/7/1 memory	DIMM
DirectMap2M:	488652						← [empty]	D11111
DirectMap1G:	6291456	0 k	κB					DIMM
+ inxi -F -c0							,	ויוויודט
./collect_envir	onment.s	h:	14:				<pre>← [empty]</pre>	DTM
∴ /collect_e	nvironme	nt.	sh: inx	i:	not f	ound	/0/7/3 memory	DIMM
+ lsblk -a							<pre>← [empty]</pre>	
NAME	MAJ:MIN	RM	SIZE	R0	TYPE	MOUNTPOINT	/0/7/4 memory	DIMM
loop1	7:1	0	271.7M	1	loop		<pre>← [empty]</pre>	
	rm-commu	nit	v/117				/0/7/5 memory	DIMM
sdb	8:16		931.5G	0	disk	/mnt/data	<pre>← [empty]</pre>	
loop6	7:6	0			loop		/0/7/6 memory	DIMM
loop4	7:4	0	294.2M		loop		<pre> [empty] </pre>	
							/0/7/7 memory	16GiB
sr0	11:0		1024M	a	rom		□ DIMM Synchronous 2400 MHz (0.4 ns)	
loop2	7:2		89.3M				/0/4 memory	System
•		Ü	03.311		100p		→ Memory	0,000
<pre></pre>	7:0	α	295.9M	1	loon		/0/4/0 memory	16GiB
					100b		→ DIMM Synchronous 2400 MHz (0.4 ns)	10010
			-	_				DTMM
sda	8:0		238.5G			,	/0/4/1 memory	DIMM
-sda2	8:2	_	174.1G		•	/	<pre>← [empty]</pre>	5-1-1-1
-sda3	8:3	0	63.9G		•		/0/4/2 memory	DIMM
`-cryptswap1		0				[SWAP]	<pre></pre>	
`-sda1	8:1	0	512M		•	/boot/efi	/0/4/3 memory	DIMM
loop7	7:7	0			loop		<pre> [empty] </pre>	
loop5	7:5	0	91.1M	1	loop		/0/4/4 memory	DIMM
<pre></pre>	6531						<pre> [empty] </pre>	
loop3	7:3	0	91M	1	loop		/0/4/5 memory	DIMM
<pre></pre>	6405						← [empty]	- •
+ lsscsi -s							/0/4/6 memory	DIMM
							→ [empty]	D 21 11 1
							→ [embrh]	

/0/4/7	memory	16GiB	/0/100/5.1 generic Xec	on E7
→ DIMM Synchronous 2400 MHz	memory	TOGID	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO Hot Plug)II L <i>1</i>
/0/5a	memory	640KiB		on E7
	ilicilioi y	OHORID	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D IIO RAS/Contro	
	memory	2560KiB	→ Status/Global Errors	01
	ilicilior y	25001115		on E7
← L2 Cache /0/5c	memory	25MiB L3		, _ ,
	illelilor y	ZUNID LU)/X99
	processor	<pre>Intel(R)</pre>	<pre> series chipset SPSR </pre>	,
→ Xeon(R) CPU E5-2640 v4 @	•	inter(K))/X99
	memory	640KiB	→ series chipset sSATA Controller [RAID mode]	,,,,,,,,,
	ilicilioi y	OHORID)/X99
	memory	2560KiB	⇒ series chipset USB xHCI Host Controller	,,,,,,,,,
	ilicilior y	25001115	/0/100/14/0 usb3 bus xH0	CT
← L2 Cache /0/60	memory	25MiB L3	→ Host Controller	
	illelilor y	ZUNID LU		38041
/0/61	processor	<pre>Intel(R)</pre>		
	•	inter(it)	/0/100/14/1 usb4 bus xH0	CI
/0/6	memory		→ Host Controller	
/0/8	memory			3 hub
/0/100	bridge	Xeon E7	/0/100/16 communication C610	
	· ·	7,0011 E7	→ series chipset MEI Controller #1	
/0/100/1	bridge	Xeon E7	/0/100/16.3 communication	
	•			
→ Port 1			•	ernet
/0/100/1/0 scsi0	storage	SAS2308		
→ PCI-Express Fusion-MPT SA	_)/X99
/0/100/1/0/0.0.0 /dev/sda	disk	256GB	⇒ series chipset USB Enhanced Host Controller #.	
→ MTFDDAK256MBF-1A			/0/100/1a/1 usb1 bus EHG	
/0/100/1/0/0.0.0/1	volume	511MiB	→ Host Controller	
				3 hub
/0/100/1/0/0.0.0/2 /dev/sda2	volume	174GiB	/0/100/1b multimedia C610)/X99
			→ series chipset HD Audio Controller	
/0/100/1/0/0.0.0/3 /dev/sda3	volume	63GiB	·)/X99
			→ series chipset PCI Express Root Port #1	
/0/100/1/0/0.1.0 /dev/sdb	volume	931GiB	/0/100/1c/0 enp5s0 network I2	10
→ WDC WD10EZEX-60W			→ Gigabit Network Connection	
/0/100/1.1	bridge	Xeon E7)/X99
	Xeon D PCI Expr	ress Root	→ series chipset PCI Express Root Port #4	
<pre>→ Port 1</pre>)/X99
/0/100/2	bridge	Xeon E7		
	Xeon D PCI Expr	ress Root	/0/100/1d bus C610)/X99
<pre>→ Port 2</pre>			→ series chipset USB Enhanced Host Controller #	1
/0/100/2/0	display	GM107GL	/0/100/1d/1 usb2 bus EH0	CI
→ [Quadro K620]			→ Host Controller	
/0/100/2/0.1	multimedia	NVIDIA	/0/100/1d/1/1 bus USE	3 hub
\hookrightarrow Corporation			/0/100/1f bridge C610)/X99
/0/100/3	bridge	Xeon E7	→ series chipset LPC Controller	
	Xeon D PCI Expr	ress Root	·)/X79
→ Port 3		a	→ series chipset SATA RAID Controller	
/0/100/3/0	display	GK110BGL	·)/X99
→ [Tesla K40c]	_	.,	→ series chipset SMBus Controller	
/0/100/5	generic	Xeon E7	/0/9 generic Xec	n E7
→ v4/Xeon E5 v4/Xeon E3 v4/				
	ement			

/0/a generic Xeon E7	/0/26 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0	
/0/b generic Xeon E7	/0/27 generic Xeon E7
∨4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 0	
/0/c generic Xeon E7	/0/28 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0
/0/d generic Xeon E7	/0/29 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 /0/e generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0 /0/2a generic Xeon E7
C	/0/2a generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1 /0/f generic Xeon E7	→ 0 - Target Address/Thermal/RAS
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1	/0/2b generic Xeon E7
/0/10 generic Xeon E7	
	→ 0 - Target Address/Thermal/RAS
/0/11 generic Xeon E7	/0/2c generic Xeon E7
	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
/0/12 generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link Debug	/0/2d generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
/0/13 generic Xeon E7	 → V47/AeOH L3 V47/AeOH D MeHIOTY CONTROLLER → 0 - Channel Target Address Decoder
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/2e generic Xeon E7
/0/15 generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ 0 - Channel Target Address Decoder
/0/16 generic Xeon E7	/0/2f generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/17 generic Xeon E7	
/0/17 generic Xeon E7	→ 0 - Channel Target Address Decoder
/0/18 generic Xeon E7	/0/30 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 → Broadcast
/0/19 generic Xeon E7	/0/31 generic Xeon E7
/0/1a generic Xeon E7	→ Broadcast
	/0/32 generic Xeon E7
/0/1b generic Xeon E7	\hookrightarrow v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ 0 - Channel 0 Thermal Control
/0/1c generic Xeon E7	/0/33 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller → 0 - Channel 1 Thermal Control
/0/1d generic Xeon E7	/0/34 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	∨4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
/0/1e generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/1f generic Xeon E7	/0/35 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	
/0/20 generic Xeon E7	→ 0 - Channel 1 Error
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/36 generic Xeon E7
/0/21 generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1
/0/22 generic Xeon E7	/0/37 generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ Interface
/0/23 generic Xeon E7	/0/38 generic Xeon E7
/0/24 generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent	/0/39 generic Xeon E7
	<u> </u>
/0/25 generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1 → Interface

	/0/3a	generic Xeon E7	/0/1.1 bridge Xeon E7
- 0 - Channel 2 Thermal Control -		S	<u> </u>
			•
	/0/3b	generic Xeon E7	/0/2 bridge Xeon E7
69/3c	v4/Xeon E5 v4/Xeon E3	v4/Xeon D Memory Controller	
	\hookrightarrow 0 - Channel 3 Thermal	Control	→ Port 2
□ P Channel 2 Error			
10/3d generic Xeon E7 V4/Keon E5 V4/Keon E3 V4/Keon D Memory Controller V4/Keon E5 V4/Keon E3 V4/Keon D Memory Controller V4/Keon E5 V4/Keon E3 V4/Keon D Target V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon D DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4/Keon DORIO Channel 2/3 V4/Keon E5 V4/Keon E3 V4		v4/Xeon D Memory Controller	·
O		· ·	
Pol/3e		V4/ Xeon D Memory Controller	•
Ad/Reon E5 v4/Xeon E3 v4/Xeon D Target Ad/Reon E5 v4/Xeon E3 v4/Xeon D DRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Global V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D POWEr Control Unit 2/0/46 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/46 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/46 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/46 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/46 V4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 V4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 V4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1 V4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1		generic Xeon F7	
Address/Thermal/RAS		· ·	S
		3.1	
Broadcast	/0/3f	generic Xeon E7	/0/5.1 generic Xeon E7
0/40		v4/Xeon D DDRIO Channel 2/3	
V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Global Broadcast WA/Xeon E5 V4/Xeon E3 V4/Xeon D Memory Controller V4/Xeon E5 V4/Xeon E3 V4/Xeon D Memory Controller V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon D DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon DDRIO Channel 2/3 Interface V4/Xeon E5 V4/Xeon E3 V4/Xeon DDRIO Channel 2/3 V4/Xeon E	→ Broadcast		/0/5.2 generic Xeon E7
Broadcast		3	
0/41		v4/Xeon D DDRIO Global	
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller 1 - Channel O Thermal Control 1 - Channel O Thermal Control v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 V4/Xeon E5 v4/Xeon E3 v4/Xeon D POWEr Control Unit 2/0/52 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/54 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/56 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit 2/0/59 V4/Xeon E5 v4/Xeon E3 v4/Xeo			5
- 1 - Channel @ Thermal Control /0/42		0	
/0/42			
Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon B3 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon B3 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon B3 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon B3 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon D DDRIO Channel 2/3 Val/Xeon E5 val/Xeon D QPI Link 0 Val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/Xeon D Power Control Unit 0 Val/Xeon E5 val/X			
Interface		3	5
All			
/4/Keon E5 v4/Xeon E3 v4/Xeon DDRIO Channel 2/3 Interface /0/44 generic Xeon E7 /0/45 Interface /0/45 v4/Xeon E5 v4/Xeon E3 v4/Xeon DDRIO Channel 2/3 Interface /0/46 v4/Xeon E5 v4/Xeon E3 v4/Xeon DDRIO Channel 2/3 Interface /0/46 generic Xeon E7 /0/46 generic Xeon E7 /0/46 generic Xeon E7 /0/46 generic Xeon E7 /0/47 generic Xeon E7 /0/47 v4/Xeon E5 v4/Xeon E3 v4/Xeon DDRIO Channel 2/3 v4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/46 generic Xeon E7 /0/47 generic Xeon E7 /0/48 generic Xeon E7 /0/48 generic Xeon E7 /0/49 generic Xeon E7 /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon DPower Control Unit /0/40 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/50 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/60 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/60 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/60 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/60 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/60 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/43	generic Xeon E7	5
Interface		v4/Xeon D DDRIO Channel 2/3	
yd/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface /0/45 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface /0/46 generic Xeon E7 /0/46 generic Xeon E7 /0/46 generic Xeon E7 /0/47 generic Xeon E7 /0/47 generic Xeon E7 /0/48 generic Xeon E7 /0/49 generic Xeon E7 /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/50 generic Xeon E7 /0/55 generic Xeon E7 /0/55 generic Xeon E7 /0/56 generic Xeon E7 /0/57 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generi			G
v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface /0/45		S	
Mode		v4/Xeon D DDRIO Channel 2/3	<u> </u>
v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface /0/46 generic Xeon E7 /0/47 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/48 generic Xeon E7 /0/48 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/49 generic Xeon E7 /0/49 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/40 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/59 generic Xeon E7 /0/59 v4/Xeon E5 v4/Xeon D Caching Agent /0/59 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/63 generic Xeon E7 /0/63 generic Xeon E7 /0/64 generic Xeon E7 /0/64 generic Xeon E7 /0/64 generic Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 /0/64 generic Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 /0/63 y4/Xeon D Caching Agent /0/64 generic Xeon E7 /0/64 generic Xeon E3 /0/64 generic Xeon E3 /0/64 generic Xeon E3 /0/55 generic Xeon E7 /0/55 y4/Xeon D Caching Agent /0/64 generic Xeon E3 /0/55 y4/Xeon D Caching		generic Yeon E7	/0/52 generic Xeon E7
Interface			→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 1
Mode		VIA ACOIT D DDITTO CHAIMET 2,5	/0/53 generic Xeon E7
\(\frac{\psi_4}{\psi_4} \) \		generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R3 QPI Link 0/1
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/48 generic Xeon E7 /0/49 generic Xeon E7 /0/49 generic Xeon E7 /0/40 generic Xeon E7 /0/50 generic Xeon E7 /0/58 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/60 generic		v4/Xeon D Power Control Unit	/0/54 generic Xeon E7
/0/48 generic Xeon E7 /0/49 generic Xeon E7 /0/49 generic Xeon E7 /0/49 generic Xeon E7 /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/40 generic Xeon E7 /0/56 generic Xeon E7 /0/57 generic Xeon E7 /0/57 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/63 generic Xeon E7 /0/64 generic Xeon E3	/0/47	generic Xeon E7	
y4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/49 generic Xeon E7 /0/49 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/57 generic Xeon E7 /0/40 y4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/57 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/62 generic Xeon E7 /0/63 generic Xeon E7 /0/64 gene		v4/Xeon D Power Control Unit	6
/0/49 generic Xeon E7 /0/49 generic Xeon E7 /0/40 generic Xeon E7 /0/58 generic Xeon E7 /0/58 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/40 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/59 generic Xeon E7 /0/60 generic Xeon E7	/0/48	generic Xeon E7	
<pre>v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4a</pre>		v4/Xeon D Power Control Unit	3
/0/4a generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4b generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4c generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4c generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/101 bridge Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/62 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/62 generic Xeon E7 /0/63 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/63 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/63 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/63 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/49	generic Xeon E7	
<pre>v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4b</pre>		v4/Xeon D Power Control Unit	5
/0/4b generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4c generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/101 bridge Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent		-	
<pre> v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/4c</pre>			S
/0/4c generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/101 bridge Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root → v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/63 generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/63 generic Xeon E7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent /0/64 generic Xeon E7 ✓ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent		_	
<pre> v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/101</pre>			5
/0/101 bridge Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root v4/Xeon E5 v4/Xeon E3 v4/Xeon D PCI Express Root Port 0 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent v4/Xeon E5 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent		· ·	
<pre></pre>			S
→ V4/Xeon E3 V4/Xeon D Caching Agent → V4/Xeon E5 V4/Xeon D Caching Agent /0/1 bridge Xeon E7 → V4/Xeon E5 V4/Xeon E3 V4/Xeon D Caching Agent ✓ V4/Xeon E5 V4/Xeon E3 V4/Xeon D Caching Agent → V4/Xeon E5 V4/Xeon E3 V4/Xeon D Caching Agent		•	
/0/1 bridge Xeon E7 /0/64 generic Xeon E7		TITALON DI CI EXPICOS NOCE	5
		bridge Xeon E7	
→ Port 1	→ v4/Xeon E5 v4/Xeon E3	•	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent
	<pre>→ Port 1</pre>		

/0/65 generic Xeon E7	/0/7c generic Xeon E7
/0/66 generic Xeon E7	→ Broadcast
	/0/14 generic Xeon E7
/0/67 generic Xeon E7	
	← 0 - Channel 0 Thermal Control
/0/68 generic Xeon E7	/0/7d generic Xeon E7
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
/0/69 generic Xeon E7	
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/7e generic Xeon E7
/0/6a generic Xeon E7	
v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/7f generic Xeon E7
/0/6b generic Xeon E7	
/0/6c generic Xeon E7	/0/80 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	
/0/6d generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Caching Agent	/0/81 generic Xeon E7
/0/6e generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent	
/0/6f generic Xeon E7	/0/82 generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D R2PCIe Agent	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1
/0/70 generic Xeon E7	
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox	/0/83 generic Xeon E7
/0/71 generic Xeon E7	→ V47/xcon E3 V47/xcon B BBX10 chainel 071
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox /0/72 generic Xeon E7	/0/84 generic Xeon E7
	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Ubox /0/73 generic Xeon E7	→ 0 - Channel 2 Thermal Control
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0	/0/85 generic Xeon E7
/0/74 generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 0	\hookrightarrow 0 - Channel 3 Thermal Control
/0/75 generic Xeon E7	/0/86 generic Xeon E7
	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
→ 0 - Target Address/Thermal/RAS	→ 0 - Channel 2 Error
/0/76 generic Xeon E7	/0/87 generic Xeon E7
→ 0 - Target Address/Thermal/RAS	/0/88 generic Xeon E7
/0/77 generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller	→ Address/Thermal/RAS
→ 0 - Channel Target Address Decoder	/0/89 generic Xeon E7
/0/78 generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3
 → V4/Xeon E5 V4/Xeon E3 V4/Xeon D Memory Controller → 0 - Channel Target Address Decoder 	→ Broadcast
/0/79 generic Xeon E7	/0/8a generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller	
→ 0 - Channel Target Address Decoder	→ Broadcast
/0/7a generic Xeon E7	/0/8b generic Xeon E7
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D Memory Controller
\hookrightarrow 0 - Channel Target Address Decoder	
/0/7b generic Xeon E7	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3
→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 0/1	∴ Interface
→ Broadcast	/0/8d generic Xeon E7
	→ v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3

/0/8e Xeon F7 generic v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface /0/8f Xeon E7 generic v4/Xeon E5 v4/Xeon E3 v4/Xeon D DDRIO Channel 2/3 Interface \hookrightarrow /0/90 Xeon E7 generic v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/91 generic Xeon F7 → v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/92 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit generic /0/93 Xeon F7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/94 generic Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/95 Xeon E7 generic v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit Xeon F7 /0/96 generic v4/Xeon E5 v4/Xeon E3 v4/Xeon D Power Control Unit /0/97 scsi6 storage /0/97/0.0.0 /dev/cdrom disk **DVDRW** \hookrightarrow GUD1N

ARTIFACT EVALUATION

Verification and validation studies: We developed four microbenchmarks to validate our tool and compared the accuracy of the tool with the ground truth if available or with expected values. Please refer to section 4.1 in the paper for details.

Accuracy and precision of timings: We conducted a minimum of three runs for each data collected on the system we experimented. For the microbenchmarks, each microbenchmark ran for 100M times so that the running time of the benchmarks are at least a couple of seconds to avoid any system noise. For the large applications, we used a large number of iterations and input sizes so that the performance data is free from system noise and cache effects. If we encountered any huge variability in the results, we repeated the experiments.

Used manufactured solutions or spectral properties: NA

Quantified the sensitivity of results to initial conditions and/or parameters of the computational environment: As discussed in the paper, there are a number of parameters that can potentially affect the accuracy and performance of our tool. We tested the sensitivity of the ComDetective under different hash table sizes and we observe no difference in total communication counts detected by the tool.

We measure the sensitivity of the tool against sampling interval in terms of both the accuracy and overhead. We perform the sampling interval analysis on three large applications and decided to use 500K as the sampling interval because it has a good balance between the overhead and accuracy. For the overhead analysis, we conducted experiments on all 18 applications. For the twelve PARSEC benchmarks, the runtime overhead ranges from 1.03x (streamcluster) to 2.10x (x264) with an average of 1.32×. For the

six CORAL benchmarks, the runtime overhead ranges from 1.02x (PENNANT) to 2.17x (VPIC) with an average of 1.27x.

Lastly, we study the impact of number of debug registers (1, 2, 3 and 4) on the total communication counts detected by ComDetective for 16 threads using the Write-Volume benchmark. We observed that the number of debug registers has a negligible impact on the accuracy of ComDetective.

Controls, statistics, or other steps taken to make the measurements and analyses robust to variability and unknowns in the system. We exclusively used the workstation and ran no other jobs on the workstation while collecting performance data.