

# Part2 Design Document

13302010017 Guo Liangchen

## Basic multi-cycle processor design

The basic multi-cycle processor is based on the 5 pipeline stages. 1. **Fetch**: update PC and get the instruction from instruction memory. 2. **Decode**: instruction is decoded into control signals for later stages use. Meanwhile, get convert the register number into the corresponding register value. 3. **Execute**: execute the ALU operation based on the control signal and operand value generated by decode stage. For control instructions, update the signal needJump. 4. **Memory**: read or write data memory according to the control signal. 5. **Write back**: write data from ALU or memory into register according to the control signal.

As in sim-pipe.h, the middle stages include the following information:

- fd

```
1 struct ifid_buf {
2     md_inst_t inst;           /* instruction that has been fetched */
3     md_addr_t PC;            /* pc value of current instruction */
4     md_addr_t NPC;           /* the next instruction to fetch */
5 };
```

- de

```
1 struct idex_buf {
2     md_inst_t inst;           /* instruction in ID stage */
3     int opcode;               /* operation number */
4     operand_t operand;        /* operand */
5     int instFlags;
6     // Control signals
7     ex_ctrl_t ex_ctrl;
8     mem_ctrl_t mem_ctrl;
9     wb_ctrl_t wb_ctrl;
10    // Next PC
11    md_addr_t NPC;
12    // Output
13    sword_t reg1_data;
14    sword_t reg2_data;
15    sword_t reg3_data;
16 };
```

- em

```
1 struct exmem_buf{
2     md_inst_t inst;           /* instruction in EX stage */
3     mem_ctrl_t mem_ctrl;
4     wb_ctrl_t wb_ctrl;
5     md_addr_t NPC;
6     bool_t needJump;
7     sword_t alu_res;
8     bool_t alu_zero;
9     sword_t reg1_data;
10    int reg_dest;
11 };
```

- mw

```
1 struct memwb_buf{
2     md_inst_t inst;           /* instruction in MEM stage */
3     wb_ctrl_t wb_ctrl;
4     sword_t alu_res;
5     sword_t memread_res;
6     int reg_dest;
7 };
```

For control signals, the data structures are:

```
1 typedef struct {
2     reg_dst_t RegDst;
3     alu_src_t ALUSrc1;
4     alu_src_t ALUSrc2;
5     alu_op_t ALUOp;
6 } ex_ctrl_t;
7
8 typedef struct {
9     bool_t MemRead;
10    bool_t MemWrite;
11    branch_type_t Branch;
12 } mem_ctrl_t;
13
14 typedef struct {
15     bool_t RegWrite;
16     bool_t MentoReg;
17 } wb_ctrl_t;
```

These control signals are all determined by decode stage, and will not be changed in the future for a single instruction.

## Pipeline processor with stalling

The stalling solution will deal with data hazard and control hazard all by stalling pipeline stages.

- For data hazard, there's 2 specific scenarios:
  - Decode stage waiting for the result of the last instruction. For instance (code 1):

```
add $3, $2, $1 // instruction a
sub $2, $3, $5 // instruction b
nop
```

b relies on the result of a: \$3. In the actual pipeline stage, instruction b should wait until a reaches the write back stage.

if	id	ex	mem	wb
add	nop	nop	nop	nop
sub	add	nop	nop	nop
nop	sub	add	nop	nop
nop	sub	nop	add	nop
nop	sub	nop	nop	add
nop	nop	sub	nop	nop

- Decode stage waiting for the result of the one before the last instruction. For instance (code 2):

```
add $3, $2, $1 // instruction a
and $7, $8, $9 // instruction b
sub $2, $3, $5 // instruction c
nop
```

What happens in the pipeline is illustrated below.

if	id	ex	mem	wb
add	nop	nop	nop	nop
and	add	nop	nop	nop
sub	and	add	nop	nop
nop	sub	and	add	nop
nop	sub	nop	and	add
nop	nop	sub	nop	and


- For control hazard, we just stall the whole pipeline and waiting for the result of that control instruction. For instance:

```
bne $2, $0, 0x400010 // assume that $2 = 0.
sub $5, $6, $7 // Some code
add $5, $6, $7 // 0x400010, Will jump to this position.
and $8, $9, $10
```

What happens in the pipeline is illustrated below.

if	id	ex	mem	wb
-----	-----	-----	-----	-----
**sub**	**bne**	nop	nop	nop
**sub**	nop	**bne**	nop	nop
**add**	nop	nop	**bne**	nop
and	**add**	nop	nop	**bne**

The three stall solutions is illustrated below:



## Pipeline processor with forwarding and branch prediction

- Data forwarding
  - In the [code1](#) scenario, we forward the ALU result of the instruction a directly to the decode stage of the instruction b.
  - In the [code2](#) scenario, we forward the ALU result of the instruction a (could be found in the mem stage) to the decode stage of the instruction b.
  - In the last 2 scenarios, there's no stall in pipeline. But in the following scenario, the pipeline should stall once for waiting the memory read result of the instruction a.

lw \$2, \$3, 0x40 // instruction a  
 add \$4, \$2, \$0 // instruction b  
 nop  
 nop  
 What happens in the pipeline is illustrated below.

if	id	ex	mem	wb
add	lw	nop	nop	nop
nop	add	lw	nop	nop
nop	add	nop	lw	nop
nop	nop	add	nop	lw

We should be clear that if 2 forwardings reached on one reg num ber in the decode stage at the sam e tim e, the execute stage should have the priority for its the most recent result for forwarding.

- Branch prediction
  - For unconditional jump (F\_CTRL & F\_UNCOND), there's no need to predict. We just stall the whole pipeline and waiting for the jump address forwarded by execute stage.
  - For conditional jump, we use "not taken" predicting m ethod. The pipeline operates normally when instruction like bne reaches execute stage. If needJump, we clean the fd and de buffer to cancel the wrong instricitons reached in pipeline.

Above all, the solution of forwarding is illustrated below:

