

Interrupt implementation summary

This document summarizes the interrupt-related enhancements and supporting fixes for the ‘riscv_micro’ core.

Interrupt sources and priority

- Added three level-sensitive sources: external ('INTERRUPT'), timer ('TIMER_INTERRUPT'), and software ('SW_INTERRUPT').
- Requests are masked by 'mstatus.mie' plus the corresponding 'mie' bits, then prioritized external over timer over software.
- On a taken interrupt, the core saves the faulting PC to 'mepc', vectors to address '0x00000080', and updates 'mstatus.mie'.

CSR support

- Implemented CSR read/modify/write decoding for CSRRW, CSRRS, and CSRRC, allowing register control of interrupt handling.
- Machine CSRs include 'mstatus' (global MIE), 'mie' (per-source enables), 'mepc' (return PC), and 'mcause' (cause).
- Interrupt acceptance is gated by these CSRs, aligning the external, timer, and software sources with their respective enable bits.

Testbench coverage

- The ‘riscv_micro_interrupt_tb’ testbench pulses simultaneous external and timer interrupts after reset.
- Fetch addresses are logged for debug visibility, and the run window was extended to allow sufficient time for interrupt handling.

Supporting microarchitectural fixes

- Sequencer reset was tightened so the state machine deterministically enters the fetch state after reset.
- Control-word clearing was deferred until the load/store clear phase, allowing the ‘load_store_unit’ to handle pending loads/stores before clearing control words.