





LM158, LM158A, LM258, LM258A LM2904, LM2904B, LM2904BA, LM2904V LM358, LM358A, LM358B, LM358BA SLOS068AA - JUNE 1976 - REVISED MARCH 2022





#### 1 Features

- Wide supply range of 3 V to 36 V (B, BA versions)
- Quiescent current: 300 µA/ch (B, BA versions)
- Unity-gain bandwidth of 1.2 MHz (B, BA versions)
- Common-mode input voltage range includes ground, enabling direct sensing near ground
- 2-mV input offset voltage max. at 25°C (BA version)
- 3-mV input offset voltage max. at 25°C (A, B versions)
- Internal RF and EMI filter (B, BA versions)
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# 2 Applications

- Merchant network and server power supply units
- Multi-function printers
- Power supplies and mobile chargers
- Motor control: AC induction, brushed DC, brushless DC, high-voltage, low-voltage, permanent magnet, and stepper motor
- Desktop PC and motherboard
- Indoor and outdoor air conditioners
- Washers, dryers, and refrigerators
- AC inverters, string inverters, central inverters, and voltage frequency drives
- Uninterruptible power supplies
- Electronic point-of-sale systems

#### 3 Description

The LM358B and LM2904B devices are the next-generation versions of the industry-standard operational amplifiers (op amps) LM358 and LM2904, which include two high-voltage (36 V) op amps. These devices provide outstanding value for costsensitive applications, with features including low offset (300 µV, typical), common-mode input range to ground, and high differential input voltage capability.

The LM358B and LM2904B op amps simplify circuit design with enhanced features such as unity-gain stability, lower offset voltage maximum of 3 mV (2 mV maximum for LM358BA and LM2904BA), and lower quiescent current of 300 µA per amplifier (typical). High ESD (2 kV, HBM) and integrated EMI and RF filters enable the LM358B and LM2904B devices to be used in the most rugged, environmentally challenging applications.

The LM358B and LM2904B amplifiers are available in micro-sized packaging, such as the SOT23-8, as well as industry standard packages including SOIC, TSSOP, and VSSOP.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
LM358B, LM358BA, LM2904B, LM2904BA, LM358, LM358A, LM2904, LM2904V, LM258, LM258A	SOIC (8)	4.90 mm × 3.90 mm
LM358B, LM358BA, LM2904B, LM2904BA, LM358, LM358A, LM2904, LM2490V	TSSOP (8)	3.00 mm × 4.40 mm
LM358B, LM358BA, LM2904B, LM2904BA, LM358, LM358A, LM2904, LM2904V, LM258, LM258A	VSSOP (8)	3.00 mm × 3.00 mm
LM358B, LM358BA, LM2904B, LM2904BA	SOT-23 (8)	2.90 mm × 1.60 mm
LM358, LM2904	SO (8)	5.20 mm × 5.30 mm
LM358, LM2904, LM358A, LM258, LM258A	PDIP (8)	9.81 mm × 6.35 mm
LM158, LM158A	CDIP (8)	9.60 mm × 6.67 mm
LM158, LM158A	LCCC (20)	8.89 mm × 8.89 mm

# **Family Comparison**

Specification	LM358B LM358BA	LM2904B LM2904BA	LM358 LM358A	LM2904	LM2904V LM2904AV	LM258 LM258A	LM158 LM158A	Units
Supply voltage	3 to 36	3 to 36	3 to 30	3 to 26	3 to 30	3 to 30	3 to 30	V
Offset voltage (max, 25°C)	±3 ±2	± 3 ± 2	± 7 ± 3	± 7	± 7 ± 2	± 5 ± 3	± 5 ± 2	mV
Input bias current (typ / max)	10 / 35	10 / 35	20 / 250 15 / 100	20 / 250	20 / 250	20 / 150 15 / 80	20 / 150 15 / 50	nA
Gain bandwidth product	1.2	1.2	0.7	0.7	0.7	0.7	0.7	MHz
Supply current (typ, per channel)	0.3	0.3	0.35	0.35	0.35	0.35	0.35	mA
ESD (HBM)	2000	2000	500	500	500	500	500	V
Operating ambient temperature	-40 to 85	-40 to 125	0 to 70	-40 to 125	-40 to 125	-25 to 85	-55 to 125	°C

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **Table of Contents**

1 Features1	8 Detailed Description	26
2 Applications1	8.1 Overview	
3 Description1	8.2 Functional Block Diagram: LM358B, LM358B	
4 Revision History2	LM2904B, LM2904BA	
5 Pin Configuration and Functions4	8.3 Feature Description	
6 Specifications5	8.4 Device Functional Modes	
6.1 Absolute Maximum Ratings5	9 Application and Implementation	
6.2 ESD Ratings5	9.1 Application Information	
6.3 Recommended Operating Conditions	9.2 Typical Application	
6.4 Thermal Information	10 Power Supply Recommendations	
6.5 Electrical Characteristics: LM358B and LM358BA 7	11 Layout	
6.6 Electrical Characteristics: LM2904B and	11.1 Layout Guidelines	
LM2904BA9 6.7 Electrical Characteristics: LM358, LM358A11	11.2 Layout Examples  12 Device and Documentation Support	
6.8 Electrical Characteristics: LM2904, LM2904V12	12.1 Receiving Notification of Documentation Upo	
6.9 Electrical Characteristics: LM158, LM158A	12.2 Support Resources	
6.10 Electrical Characteristics: LM258, LM258A	12.3 Trademarks	
6.11 Typical Characteristics: LM358B and LM2904B 16	12.4 Electrostatic Discharge Caution	
6.12 Typical Characteristics: LM158, LM158A,	12.5 Glossary	ا ک 21
LM258, LM258A, LM358, LM358A, LM2904, and	13 Mechanical, Packaging, and Orderable	31
LM2904V23	Information	32
7 Parameter Measurement Information25		
4 Revision History NOTE: Page numbers for previous revisions may differ f Changes from Revision Z (July 2021) to Revision AA	(March 2022)	Page
<ul> <li>Added LM358BA and LM2904BA to the Device Information</li> </ul>		
<ul> <li>Added Family Comparison table to the Description see</li> </ul>		
· Raised ESD (CDM) for B-versions and BA-versions f		
Changed Input Offset Voltage Max of LM2904BA from	m $T_A = -40$ °C to +125°C from ±2.5 mV to ±3.0 mV	/ 9 
Changes from Revision Y (February 2021) to Revision	on Z (July 2021)	Page
· Deleted preview tag from LM358B and LM2904B SO	T-23 (8) package in Device Information table	1
· Updated DDF (SOT-23) package thermal information		
Deleted Related Links from the Device and Documer		
Changes from Revision X (June 2020) to Revision Y	(February 2021)	Page
· Updated the numbering format for tables, figures, and	d cross-references throughout the document	1
· Added SOT23-8 (DDF) package information through	out data sheet	1
<ul> <li>Deleted preview tag from LM358B and LM2904B VS</li> </ul>		
<ul> <li>Added SOT23-8 (DDF) package information to the Plant</li> </ul>		
Added DDF (SOT-23) package to the <i>Thermal Inform</i>		
Changes from Revision W (October 2019) to Revisio	n X (June 2020)	Page
Added application links to Applications section      Added application links to Applications section		
<ul> <li>Deleted preview tag from LM358B and LM2904B TS3</li> </ul>	SOP (8) package in <i>Device Information</i> table	1
Changes from Revision V (September 2018) to Revis	sion W (October 2019)	Page
Changed CDM ESD rating for LM358B and LM2904E		



#### www.ti.com

•	Changed V <sub>S</sub> to V+ in Recommended Operating Conditions	
•	Changed Thermal Information for the LM158FK and LM158JG devices	
•	Added Typical Characteristics section for the LM358B and LM2490B op amps	16
•	Added test circuit for THD+N and small-signal step response, G = -1 in the <i>Parameter Measurement</i>	
	Information section	
•	Changed the Functional Block Diagram	26
C	hanges from Revision U (January 2017) to Revision V (September 2018)	Page
<u>.</u>	Changed the data sheet title	
•	Changed first four items in the <i>Features</i> section	
	Changed the first item in the <i>Applications</i> section and added four new items	
•	Changed voltage values in the first paragraph of the <i>Description</i> section	
•	Changed text in the second paragraph of the <i>Description</i> section	
•	Added devices LM358B and LM2904B to data sheet	
•	Changed the first three rows of the <i>Device Information</i> table and added a a cross-referenced note for PREVIEW-status devices	
•	Added a table note to the Pin Functions table	
•	Changed "free-air temperature" to "ambient temperature" in the <i>Absolute Maximum Ratings</i> condition statement	
•	Changed all entries in the Absolute Maximum Ratings table except T <sub>J</sub> and T <sub>stq</sub>	
•	Deleted lead temperature and case temperature from Absolute Maximum Ratings	
•	Changed device listings and their voltage values in the ESD Ratings table	
•	Changed "free-air temperature" to "ambient temperature" in the Recommended Operating Conditions	
	condition statement	6
•	Changed table entries for all parameters in the Recommended Operating Conditions table	
•	Added rows to the Thermal Information table, and a table note regarding device-package combinations	
•	Deleted the Operating Conditions table	
•	Added a condition statement to the <i>Typical Characteristics</i> section	
•	Changed specific voltages to a Recommended Operating Conditions reference	
•	Changed unity-gain bandwidth from 0.7 MHz for all devices to 1.2 MHz for B-version devices	
•	Changed slew rate from 3 V/µs for all devices to 0.5 V/µs for B-version devices	
•	Changed the Section 8.3.3 section in multiple places throughout	
•	Changed V <sub>CC</sub> to V <sub>S</sub> in the Section 9.1 section	
•	Subscripted the suffixes fro R <sub>I</sub> and R <sub>F</sub>	
•	Changed Operational Amplifier Board Layout for Noninverting Configuration with an image that include dual op amp	
C	hanges from Revision T (April 2015) to Revision U (January 2017)	Page
•	Changed data sheet title	1
С	hanges from Revision S (January 2014) to Revision T (April 2015)	Page
•	Added Applications section, ESD Ratings table, Feature Description section, Device Functional Modes	
	Application and Implementation section, Power Supply Recommendations section, Layout section, Dev	∕ice
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
С	hanges from Revision R (July 2010) to Revision S (Jauary 2014)	Page
•	Converted this data sheet from the QS format to DocZone using the PDF on the web	
•	Deleted Ordering Information table	
•	Updated Features to include Military Disclaimer	
•	Added Typical Characteristics section	23



# **5 Pin Configuration and Functions**





Figure 5-1. D, DDF, DGK, P, PS, PW, and JG
Package
8-Pin SOIC, SOT23-8, VSSOP, PDIP, SO, TSSOP,
and CDIP
Top View



NC - No internal connection

Figure 5-2. FK Package 20-Pin LCCC Top View

Table 5-1. Pin Functions

	PIN			
NAME	LCCC <sup>(1)</sup>	SOIC, SOT23-8, VSSOP, CDIP, PDIP, SO, TSSOP, CFP <sup>(1)</sup>	I/O	DESCRIPTION
IN1-	5	2	I	Negative input
IN1+	7	3	I	Positive input
IN2-	15	6	I	Negative input
IN2+	12	5	I	Positive input
OUT1	2	1	0	Output
OUT2	17	7	0	Output
V-	10	4	_	Negative (lowest) supply or ground (for single-supply operation)
NC	1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19	_	_	No internal connection
V+	20	8	_	Positive (highest) supply

<sup>(1)</sup> For a listing of which devices are available in what packages, see Section 3.



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating ambient temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		LM358B, LM358BA, LM2904B, LM2904BA		±20 or 40	
fferential input voltage, V <sub>ID</sub> <sup>(2)</sup>	LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V		±16 or 32	V	
		LM2904		±13 or 26	
Differential input voltage, V <sub>ID</sub> <sup>(2)</sup>		LM358B, LM358BA, LM2904B, LM2904BA,LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V	-32	32	V
uration of output short circuit (one $_{\rm S} \leq 15~{\rm V}^{(3)}$		LM2904	-26	26	
		LM358B, LM358BA, LM2904B, LM2904BA	-0.3	40	
nput voltage, V <sub>I</sub>	Either input	LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V	-0.3	32	V
		LM2904	-0.3	26	
Duration of output short circuit (one a $V_S \le 15 V^{(3)}$	amplifier) to ground at (or	below) T <sub>A</sub> = 25°C,		Unlimited	s
		LM158, LM158A	-55	125	
		LM258, LM258A	-25	85	
Operating ambient temperature T <sub>4</sub>		LM358B, LM358BA	-40	85	°C
		LM358, LM358A	0	70	
		LM2904B, LM2904BA, LM2904, LM2904V	-40	125	
Operating virtual-junction temperatur	e, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT				
LM358E	LM358B, LM358BA, LM2904B, AND LM2904BA							
\/	Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		±2000	\/				
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	<b>v</b>				
LM158,	LM258, LM358, LM158, L	M258A, LM358A, LM2904, AND LM2904V						
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V				
V <sub>(ESD)</sub>	Electrostatic discharge	Ostatic discharge  Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		V				

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> Differential voltages are at IN+, with respect to IN-.

<sup>(3)</sup> Short circuits from outputs to V<sub>S</sub> can cause excessive heating and eventual destruction.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		LM358B, LM358BA, LM2904B, LM2904BA	3	36	
Vs	Supply voltage, $V_S = ([V+] - [V-])$	LM158, LM258, LM358, LM158A, LM258A, LM358A, LM2904V	3	30	V
Vou		LM2904	3	26	
V <sub>CM</sub>	Common-mode voltage		V-	V+ - 2	V
		LM358B, LM358BA	-40	85	
		LM2904B, LM2904BA, LM2904, LM2904V	-40	125	
T <sub>A</sub>	Operating ambient temperature	LM358, LM358A	0	70	°C
		LM258, LM258A	-20	85	
		LM158, LM158A	-55	125	

## **6.4 Thermal Information**

		LM258, LM	M258, LM258A, LM358, LM358A, LM358B, LM358BA, LM2904, LM2904B, LM2904V(2)				LM158,			
ТІ	HERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (VSSOP)	P (PDIP)	PS (SO)	PW (TSSOP)	DDF (SOT-23)	FK (LCCC)	JG (CDIP)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	8PINS	20 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	124.7	181.4	80.9	116.9	171.7	164.3	84.0	112.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	66.9	69.4	70.4	62.5	68.8	98.1	56.9	63.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	67.9	102.9	57.4	68.6	99.2	82.1	57.5	100.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.2	11.8	40	21.9	11.5	11.4	51.7	35.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.2	101.2	56.9	67.6	97.9	81.7	57.1	93.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	_	10.6	22.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

<sup>(2)</sup> For a listing of which devices are available in what packages, see Section 3.



#### 6.5 Electrical Characteristics: LM358B and LM358BA

 $V_S$  = (V+) - (V-) = 5 V - 36 V (±2.5 V - ±18 V),  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2,  $R_L$  = 10k connected to  $V_S$  / 2 (unless otherwise noted)

unics	otherwise noted)		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			TEST CONDITIONS		MIN	IYP	MAX	UNII
OFFSET	VOLTAGE	<u> </u>		T	1			
		LM358B				±0.3	±3.0	mV
Vos	Input offset voltage			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±4	mV
		LM358BA					±2.0	mV
				$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±2.5	mV
dV <sub>OS</sub> /d <sub>T</sub>	Input offset voltage drift			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C^{(1)}$		±3.5	11	μV/°C
PSRR	Power supply rejection ratio					±2	15	μV/V
	Channel separation, dc	f = 1 kHz to 20 kHz				±1		μV/V
INPUT V	OLTAGE RANGE							
V	Common mode voltage range	V <sub>S</sub> = 3 V to 36 V			(V-)		(V+) – 1.5	V
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to 36 V		T <sub>A</sub> = -40°C to +85°C	(V-)		(V+) – 2	V
		$(V-) \le V_{CM} \le (V+) - 1.5 \text{ V}$	V <sub>S</sub> = 3 V to 36 V			20	100	
CMRR	Common-mode rejection ratio	$(V-) \le V_{CM} \le (V+) - 2.0 \text{ V}$	V <sub>S</sub> = 5 V to 36 V	T <sub>A</sub> = -40°C to +85°C		25	316	μV/V
INPUT B	AS CURRENT		-	1				
						±10	±35	nA
IB	Input bias current			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}^{(1)}$			±50	nA
				1A 10 0 10 100 0		0.5	4	nA
Ios	Input offset current			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}^{(1)}$			5	nA
at /a	land the standard			· · · · · · · · · · · · · · · · · · ·			- 5	
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift			T <sub>A</sub> = -40°C to +85°C		10		pA/°C
NOISE	T	T						
En	Input voltage noise	f = 0.1 to 10 Hz				3		μV <sub>PP</sub>
e <sub>n</sub>	Input voltage noise density	f = 1 kHz				40		nV/√/Hz
INPUT IN	IPEDANCE							
Z <sub>ID</sub>	Differential				•	10    0.1		MΩ   pF
Z <sub>IC</sub>	Common-mode					4    1.5		GΩ   pF
OPEN-LO	OOP GAIN							
_					70	140		V/mV
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V to } 11 \text{ V}$	V; R <sub>L</sub> ≥ 10 kΩ, connected to (V–)	T <sub>A</sub> = -40°C to +85°C	35			V/mV
FREQUE	NCY RESPONSE							
GBW	Gain bandwidth product					1.2		MHz
SR	Slew rate	G = + 1				0.5		V/µs
Θ <sub>m</sub>	Phase margin	$G = + 1$ , $R_L = 10k\Omega$ , $C_L = 2$	20 nF			56		0
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>				10		μs
t <sub>OR</sub>		To 0.1%, $V_S = 5 \text{ V}$ , 2-V ste	n C = +1 C = 100 nE			4		-
t <sub>s</sub>	Settling time			A. DVA/				μs
THD+N	Total harmonic distortion + noise	$G = +1, T = 1 \text{ KHZ}, V_0 = 3.$	$53 \text{ V}_{\text{RMS}}, \text{ V}_{\text{S}} = 36 \text{ V}, \text{ R}_{\text{L}} = 100 \text{k}, \text{ I}_{\text{OUT}} \le \pm 50 \text{ M}$	μΑ, ΒVV = 80 KHZ		0.001		%
OUTPUT	I	T		T				
				I <sub>OUT</sub> = 50 μA		1.35	1.42	V
		Positive rail (V+)		I <sub>OUT</sub> = 1 mA		1.4	1.48	V
Vo	Voltage output swing from rail			I <sub>OUT</sub> = 5 mA <sup>(1)</sup>		1.5	1.61	V
•0	Totage carpat ching item rain			I <sub>OUT</sub> = 50 μA		100	150	mV
		Negative rail (V-)		I <sub>OUT</sub> = 1 mA		0.75	1	V
			$V_S$ = 5 V, RL ≤ 10 k $\Omega$ connected to (V–)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		5	20	mV
		V <sub>S</sub> = 15 V; V <sub>O</sub> = V-;	0(1)		-20	-30		
		V <sub>S</sub> = 15 V; V <sub>O</sub> = V-; V <sub>ID</sub> = 1 V	Source <sup>(1)</sup>	T <sub>A</sub> = -40°C to +85°C	-10			
lo	Output current	V <sub>S</sub> = 15 V; V <sub>O</sub> = V+;			10	20		mA
		$V_{ID} = -1 \text{ V}$	Sink <sup>(1)</sup>	T <sub>A</sub> = -40°C to +85°C	5			
		V <sub>ID</sub> = -1 V; V <sub>O</sub> = (V-) + 20	0 mV	1111	60	100		μA
I <sub>SC</sub>	Short-circuit current	$V_S = 20 \text{ V}, (V+) = 10 \text{ V}, (V-)$				±40	±60	mA
C <sub>LOAD</sub>	Capacitive load drive	15 20 4, (4.) - 10 4, (4.	, .5 4, 40 5 4			100	-500	pF
		f = 1 MHz   = 0.0						
Ro	Open-loop output resistance	f = 1 MHz, I <sub>O</sub> = 0 A				300		Ω



## 6.5 Electrical Characteristics: LM358B and LM358BA (continued)

 $V_S$  = (V+) - (V-) = 5 V - 36 V (±2.5 V - ±18 V),  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S$  / 2,  $R_L$  = 10k connected to  $V_S$  / 2 (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
POWER	SUPPLY						
IQ	Quiescent current per amplifier	V <sub>S</sub> = 5 V; I <sub>O</sub> = 0 A	T 4000 to 10500		300	460	μΑ
IQ	Quiescent current per amplifier	V <sub>S</sub> = 36 V; I <sub>O</sub> = 0 A	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			800	μΑ

(1) Specified by characterization only.



## 6.6 Electrical Characteristics: LM2904B and LM2904BA

 $V_S = (V+) - (V-) = 5 \text{ V} - 36 \text{ V} (\pm 2.5 \text{ V} - \pm 18 \text{ V}), T_A = 25^{\circ}\text{C}, V_{CM} = V_{OUT} = V_S/2, R_L = 10 \text{k connected to } V_S/2 \text{ (unless otherwise noted)}$ 

unless	s otherwise noted)							
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE				т			
		LM2904B				±0.3	±3.0	mV
Vos	Input offset voltage			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±4	mV
00	, ,	LM2904BA	LM2904BA				±2.0	mV
				$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±3.0	mV
$dV_{OS}/d_{T}$	Input offset voltage drift			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(1)}$		±3.5	12	μV/°C
PSRR	Power Supply Rejection Ratio					±2	15	μV/V
	Channel separation, dc	f = 1 kHz to 20 kHz				±1		μV/V
INPUT V	OLTAGE RANGE							
\/	Common mode voltage renge	V <sub>S</sub> = 3 V to 36 V			(V-)		(V+) – 1.5	V
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to 36 V		T <sub>A</sub> = -40°C to +125°C	(V-)		(V+) – 2	V
OMBB	0	$(V-) \le V_{CM} \le (V+) - 1.5 \text{ V}$	V <sub>S</sub> = 3 V to 36 V			20	100	
CMRR	Common-mode rejection ratio	$(V-) \le V_{CM} \le (V+) - 2.0 \text{ V}$	V <sub>S</sub> = 5 V to 36 V	T <sub>A</sub> = -40°C to +125°C		25	316	μV/V
INPUT BI	AS CURRENT							
						±10	±35	nA
I <sub>B</sub>	Input bias current			$T_A = -40$ °C to +125°C <sup>(1)</sup>			±50	nA
						0.5	4	nA
los	Input offset current			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(1)}$			5	nA
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift					10		pA/°C
NOISE								
En	Input voltage noise	f = 0.1 to 10 Hz				3		μV <sub>PP</sub>
e <sub>n</sub>	Input voltage noise density	f = 1 kHz				40		nV/√/Hz
	IPEDANCE				Ĺ			
Z <sub>ID</sub>	Differential					10    0.1		MΩ   pF
Z <sub>IC</sub>	Common-mode	_				4    1.5		GΩ   pF
	OOP GAIN				Ĺ	- 11		011   p.
OI LIV-LO	JOI GAIN				70	140		V/mV
$A_OL$	Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V to } 11 \text{ V}$	V; R <sub>L</sub> ≥ 10 kΩ, connected to (V-)	T <sub>A</sub> = -40°C to +125°C	35			V/mV
FREGUE	NCY RESPONSE			14 - 40 0 10 1 120 0				V/111V
GBW	Gain bandwidth product					1.2		MHz
SR	Slew rate	G = + 1				0.5		
		1	20 mF					V/µs
Θ <sub>m</sub>	Phase margin	$G = +1, R_L = 10k\Omega, C_L = 2$	:0 рг			56		
t <sub>OR</sub>	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>	0 11 0 100 5			10		μs
t <sub>s</sub>	Settling time	To 0.1%, V <sub>S</sub> = 5 V, 2-V Ste	· · · · · · · · · · · · · · · · · · ·			4		μs
THD+N	Total harmonic distortion + noise	$G = + 1, f = 1 \text{ kHz}, V_0 = 3.5$	$53 \text{ V}_{\text{RMS}}, \text{ V}_{\text{S}} = 36 \text{V}, \text{ R}_{\text{L}} = 100 \text{k}, \text{ I}_{\text{OUT}} \le \pm 50 \text{ k}$	uA, BW = 80 kHz	<u> </u>	0.001		%
OUTPUT	I			T			1	
				Ι <sub>ΟUT</sub> = 50 μΑ		1.35	1.42	V
		Positive Rail (V+)		I <sub>OUT</sub> = 1 mA		1.4	1.48	V
Vo	Voltage output swing from rail			I <sub>OUT</sub> = 5 mA <sup>(1)</sup>		1.5	1.61	V
Ü				I <sub>OUT</sub> = 50 μA		100	150	mV
		Negative Rail (V-)		I <sub>OUT</sub> = 1 mA		0.75	1	V
			$V_S$ = 5 V, RL ≤ 10 kΩ connected to (V–)	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		5	20	mV
		V <sub>S</sub> = 15 V; V <sub>O</sub> = V-; V <sub>ID</sub> = 1 V	Source <sup>(1)</sup>		-20	-30		
		1 V	Course	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-10			mA
Io	Output current	V <sub>S</sub> = 15 V; V <sub>O</sub> = V+; V <sub>ID</sub> = -1 V	Sink <sup>(1)</sup>		10	20		111/1
		-1 V	Onne.	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	5			
		V <sub>ID</sub> = -1 V; V <sub>O</sub> = (V-) + 200	mV		60	100		μΑ
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 20 V, (V+) = 10 V, (V-)	) = -10 V, V <sub>O</sub> = 0 V			±40	±60	mA
C <sub>LOAD</sub>	Capacitive load drive					100		pF
Ro	Open-loop output resistance	f = 1 MHz, I <sub>O</sub> = 0 A				300		Ω
0		, 0			l .		I	



 $V_S$  = (V+) - (V-) = 5 V - 36 V (±2.5 V - ±18 V),  $T_A$  = 25°C,  $V_{CM}$  =  $V_{OUT}$  =  $V_S/2$ ,  $R_L$  = 10k connected to  $V_S/2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
IQ	Quiescent current per amplifier	$V_S = 5 \text{ V}; I_O = 0 \text{ A}$	T <sub>A</sub> = -40°C to +125°C		300	460	μΑ
IQ	Quiescent current per amplifier	$V_S = 36 \text{ V}; I_O = 0 \text{ A}$	1A40 C to +125 C			800	μΑ

(1) Specified by characterization only



## 6.7 Electrical Characteristics: LM358, LM358A

For  $V_S = (V+) - (V-) = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS <sup>(1)</sup>		MIN	TYP <sup>(2)</sup>	MAX	UNIT	
OFFSET V	/OLTAGE									
							3	7		
		V- = 5 \/ to 30 \/: \/ =	0 \/· \/ - = 1 /	LM358	T <sub>A</sub> = 0°C to 70°C			9		
Vos	Input offset voltage	V <sub>S</sub> = 5 V to 30 V; V <sub>C M</sub> =	0 v, v <sub>0</sub> - 1.4	LM358A			2	3	mV	
					T <sub>A</sub> = 0°C to 70°C			5		
				LM358	T <sub>A</sub> = 0°C to 70°C		7	-		
$dV_{OS}/d_{T}$	Input offset voltage drift			LM358A	T <sub>A</sub> = 0°C to 70°C		7	20	μV/°C	
	Input offset voltage vs power			LIVIOUGIA	14 0010700			20		
PSRR	supply (ΔV <sub>IO</sub> /ΔV <sub>S</sub> )	V <sub>S</sub> = 5 V to 30 V				65	100		dB	
V <sub>O1</sub> / V <sub>O2</sub>	Channel separation	f = 1 kHz to 20 kHz					120		dB	
INPUT VO	LTAGE RANGE							<u> </u>		
		V <sub>S</sub> = 5 V to 30 V		LM358						
		V <sub>S</sub> = 30 V		LM358A		(V-)		(V+) – 1.5		
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to 30 V		LM358					V	
		V <sub>S</sub> = 30 V		LM358A	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$	(V–)		(V+) – 2		
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 5 V to 30 V; V <sub>CM</sub> = 0	) V	1		65	80		dB	
	AS CURRENT	5 . 51., CM								
0 . 2							-20	-250		
				LM358	T <sub>A</sub> = 0°C to 70°C			-500		
I <sub>B</sub>	Input bias current	V <sub>O</sub> = 1.4 V			14 - 0 0 10 70 0		-15	-100	nA	
				LM358A	T = 0°C to 70°C		-15			
					T <sub>A</sub> = 0°C to 70°C			-200		
				LM358			2	50		
Ios	Input offset current	V <sub>O</sub> = 1.4 V			T <sub>A</sub> = 0°C to 70°C			150	nA	
				LM358A			2	30		
					T <sub>A</sub> = 0°C to 70°C			75		
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift						10		pA/°C	
				LM358A	T <sub>A</sub> = 0°C to 70°C			300		
NOISE										
e <sub>n</sub>	Input voltage noise density	f = 1 kHz					40		nV/√ <del>Hz</del>	
OPEN-LO	OP GAIN									
A <sub>OL</sub>	Open-loop voltage gain	V <sub>S</sub> = 15 V; V <sub>O</sub> = 1 V to 11	V· R₁ > 2 k∩			25	100		V/mV	
, OL	Open loop vellage gain	15 10 1, 10 1 1 10 11	V, INC = 2 1032		$T_A = 0$ °C to 70°C	15			V/111V	
FREQUEN	ICY RESPONSE									
GBW	Gain bandwidth product						0.7		MHz	
SR	Slew rate	G = +1					0.3		V/µs	
OUTPUT								<u> </u>		
			V <sub>S</sub> = 30 V; R	L = 2 kΩ	T <sub>A</sub> = 0°C to 70°C			4		
		Positive rail	V <sub>S</sub> = 30 V; R	L ≥ 10 kΩ			2	3	V	
Vo	Voltage output swing from rail		V <sub>S</sub> = 5 V; R <sub>L</sub>					1.5		
		Negative rail	V <sub>S</sub> = 5 V; R <sub>L</sub>		T <sub>A</sub> = 0°C to 70°C		5	20	mV	
		,	5 - 1,71	I	A	-20	-30			
		V <sub>S</sub> = 15 V; V <sub>O</sub> = 0 V; V <sub>ID</sub> = 1 V	Source	LM358A				-60		
		= 1 V	300100	LIVIOUA	T <sub>A</sub> = 0°C to 70°C	-10			mA	
Io	Output current				1A - 0 0 to 10 0		20		шА	
		$V_S = 15 \text{ V}; V_O = 15 \text{ V};$ $V_{ID} = -1 \text{ V}$	Sink		T = 0°C += 70°C	10	20			
					T <sub>A</sub> = 0°C to 70°C	5	20			
	0	$V_{ID} = -1 \text{ V}; V_{O} = 200 \text{ mV}$				12	30		μΑ	
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 10 V; V <sub>O</sub> = V <sub>S</sub> / 2					±40	±60	mA	
POWER S	SUPPLY	T								
Iq	Quiescent current per amplifier	V <sub>O</sub> = 2.5 V; I <sub>O</sub> = 0 A			T <sub>A</sub> = 0°C to 70°C		350	600	μΑ	
٧.		V <sub>S</sub> = 30 V; V <sub>O</sub> = 15 V; I <sub>O</sub>	= 0 A	T <sub>A</sub> = 0°C to 70°C	7		500	500 1000		

All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. (1) Maximum  $V_S$  for testing purposes is 30 V for LM358 and LM358A. All typical values are  $T_A$  = 25°C.

<sup>(2)</sup> 

## 6.8 Electrical Characteristics: LM2904, LM2904V

For  $V_S = (V+) - (V-) = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER		TES	ST COND	ITIONS(1)		MIN	TYP <sup>(2)</sup>	MAX	UNIT
OFFSET	VOLTAGE									
					Non-A suffix			3	7	
		\/ = 5 \/ to may	:	V -	devices	T <sub>A</sub> = -40°C to 125°C			10	
/os	Input offset voltage	1.4 V	imum; $V_{C M} = 0 V$ ;	v <sub>o</sub> =		14 40 0 10 120 0		1	2	mV
					A-suffix devices	T <sub>A</sub> = -40°C to 125°C		•	4	
dV <sub>OS</sub> /d <sub>T</sub>	Input offset voltage drift					T <sub>A</sub> = -40°C to 125°C		7		μV/°C
	Input offset voltage vs power suppl	v .				14 - 40 0 10 120 0				μν/ (
PSRR	$(\Delta V_{IO}/\Delta V_S)$	$V_{\rm S} = 5 \text{ V to } 30 \text{ V}$	•				65	100		dB
V <sub>O1</sub> / V <sub>O2</sub>	Channel separation	f = 1 kHz to 20 k	Hz					120		dB
NPUT V	OLTAGE RANGE									
.,	0						(V-)		(V+) – 1.5	.,
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to max	imum			T <sub>A</sub> = -40°C to 125°C	(V-)		(V+) - 2	V
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 5 V to max	imum; V <sub>CM</sub> = 0 V				65	80		dB
NPUT B	IAS CURRENT	'								
								-20	-250	
В	Input bias current	V <sub>O</sub> = 1.4 V				T <sub>A</sub> = -40°C to 125°C			-500	nA
				Non-				2	50	
					device	T <sub>A</sub> = -40°C to 125°C			300	
os	Input offset current	V <sub>O</sub> = 1.4 V		V-suffix				2	50	nA
					device	T <sub>A</sub> = -40°C to 125°C			150	
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift					T <sub>A</sub> = -40°C to 125°C		10		pA/°C
NOISE						1				
e <sub>n</sub>	Input voltage noise density	f = 1 kHz						40		nV/√ Ī
	OOP GAIN									
		T					25	100		
A <sub>OL</sub>	Open-loop voltage gain	V <sub>S</sub> = 15 V; V <sub>O</sub> =	1 V to 11 V; R <sub>L</sub> ≥ 2	2 kΩ		T <sub>A</sub> = -40°C to 125°C	15			V/m\
FREQUE	NCY RESPONSE									
GBW	Gain bandwidth product	Т						0.7		MHz
SR	Slew rate	G = +1						0.3		V/µs
OUTPUT		1								
		1	R <sub>L</sub> ≥ 10 kΩ				V <sub>S</sub> – 1.5			
			142 10 142	Vo = ma	ximum; R <sub>L</sub> =		15			
			Non-V suffix	2 kΩ	,, <u>.</u>				4	
			device		ximum; R <sub>L</sub> ≥			2	3	
Vo	Voltage output swing from rail	Positive rail		10 kΩ		T <sub>A</sub> = -40°C to 125°C				V
				$V_S = ma$ 2 k $\Omega$	ximum; R <sub>L</sub> =				6	
			V-suffix device		ximum; R <sub>L</sub> ≥				_	
				10 kΩ	,			4	5	
		Negative rail		$V_S = 5 V$	/; R <sub>L</sub> ≤ 10 kΩ	T <sub>A</sub> = -40°C to 125°C		5	20	mV
		V <sub>S</sub> = 15 V; V <sub>O</sub> =	0 \/· \/ = 1 \/	Source			-20	-30		
		v <sub>S</sub> - 15 v; v <sub>O</sub> =	υ ν, ν <sub>ID</sub> = 1 ν	Source		T <sub>A</sub> = -40°C to 125°C	-10			A
	Output sumant	V = 453637	4E\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Cimi			10	20		mA
0	Output current	V <sub>S</sub> = 15 V; V <sub>O</sub> =	15 V; $V_{ID} = -1 V$	Sink		T <sub>A</sub> = -40°C to 125°C	5			
				Non-V s	uffix device			30		
		V <sub>ID</sub> = -1 V; V <sub>O</sub> =	200 mV	V-suffix	device		12	40		μA
sc	Short-circuit current	V <sub>S</sub> = 10 V; V <sub>O</sub> =	V <sub>S</sub> / 2	1				±40	±60	mA
	SUPPLY	1 5 - 7 0	-							-
		V <sub>O</sub> = 2.5 V: I <sub>O</sub> =	0 A					350	600	
la	Quiescent current per amplifier	$V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$ $V_S = \text{maximum}; V_O = \text{maximum} / 2; I_O = 0 \text{ A}$				$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		500	1000	μΑ
		15 maximum,	· U IIIGAIIIIGIII / Z	-, 10 - 0 A				300	1000	

<sup>(1)</sup> All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V<sub>S</sub> for testing purposes is 26 V for LM2904 and 32 V for LM2904V.

<sup>(2)</sup> All typical values are  $T_A = 25$ °C.



# 6.9 Electrical Characteristics: LM158, LM158A

For  $V_S = (V+) - (V-) = 5 V$ ,  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TE	ST CONDI	TIONS(1)		MIN	TYP <sup>(2)</sup>	MAX	UNIT
OFFSET	VOLTAGE								
							3	5	
				LM158	T <sub>A</sub> = -55°C to 125°C	,		7	
Vos	Input offset voltage	$V_S = 5 \text{ V to } 30 \text{ V; } V_{C \text{ M}} = 0 \text{ V; } V_{C}$	<sub>0</sub> = 1.4 V					2	mV
				LM158A	T <sub>A</sub> = -55°C to 125°C			4	
				LM158	T <sub>A</sub> = -55°C to 125°C		7		
dV <sub>OS</sub> /d <sub>T</sub>	Input offset voltage drift			LM158A	T <sub>A</sub> = -55°C to 125°C		7	15 <sup>(3)</sup>	μV/°C
	Input offset voltage vs power supply				1 A 20 0 10 10 0				
PSRR	(ΔV <sub>IO</sub> /ΔV <sub>S</sub> )	V <sub>S</sub> = 5 V to 30 V				65	100		dB
V <sub>O1</sub> / V <sub>O2</sub>	Channel separation	f = 1 kHz to 20 kHz					120		dB
INPUT V	OLTAGE RANGE	•			·				
		V <sub>S</sub> = 5 V to 30 V		LM158		0.( )		04.) 4.5	
		V <sub>S</sub> = 30 V		LM158A		(V-)		(V+) – 1.5	
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to 30 V		LM158					V
		V <sub>S</sub> = 30 V		LM158A	$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$	(V-)		(V+) – 2	
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 5 V to 30 V; V <sub>CM</sub> = 0 V				70	80		dB
INPUT B	AS CURRENT								
							-20	-150	
				LM158	T <sub>A</sub> = -55°C to 125°C			-300	
I <sub>B</sub>	Input bias current	V <sub>O</sub> = 1.4 V			1A 00 0 10 120 0		-15	-50	nA
				LM158A	T <sub>A</sub> = -55°C to 125°C			-100	
					1A = -00 0 to 120 0		2	30	
				LM158	T <sub>A</sub> = -55°C to 125°C				
Ios	Input offset current	V <sub>O</sub> = 1.4 V			T <sub>A</sub> = -55 C to 125 C		100		nA
				LM158A			2	10	
					T <sub>A</sub> = -55°C to 125°C			30	
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift						10		pA/°C
				LM158A	T <sub>A</sub> = -55°C to 125°C			200	
NOISE									
e <sub>n</sub>	Input voltage noise density	f = 1 kHz					40		nV/√ <del>Hz</del>
OPEN-LO	OOP GAIN								
A <sub>OL</sub>	Open-loop voltage gain	V <sub>S</sub> = 15 V; V <sub>O</sub> = 1 V to 11 V; R <sub>L</sub>	≥ 2 kΩ			50	100		V/mV
		13 14 1, 10 1 1 1 1, 12			T <sub>A</sub> = -55°C to 125°C	25			
FREQUE	NCY RESPONSE								
GBW	Gain bandwidth product						0.7		MHz
SR	Slew rate	G = +1					0.3		V/µs
OUTPUT		•			·				
			V <sub>S</sub> = 30 V	'; R <sub>L</sub> = 2 kΩ	T <sub>A</sub> = -55°C to 125°C			4	
.,		Positive rail	V <sub>S</sub> = 30 V	′; R <sub>L</sub> ≥ 10 kΩ	'		2	3	V
Vo	Voltage output swing from rail			R <sub>L</sub> ≥ 2 kΩ				1.5	
		Negative rail	V <sub>S</sub> = 5 V;	R <sub>L</sub> ≤ 10 kΩ	T <sub>A</sub> = -55°C to 125°C		5	20	mV
					1	-20	-30		
	V <sub>S</sub> = 15 V; V <sub>O</sub> = 0 V; V <sub>ID</sub> = 1 V		Source	LM158A				-60	
					T <sub>A</sub> = -55°C to 125°C	-10			mA
Io	Output current	V 45.V.V 15.V.V :		1	A 31 3 to 120 3	10	20		
		$V_S = 15 \text{ V}; V_O = 15 \text{ V}; V_{ID} = -1 \text{ V}$		T <sub>A</sub> = -55°C to 125°C	5	20			
		V <sub>ID</sub> = -1 V; V <sub>O</sub> = 200 mV			1A00 0 to 120 0	12	30		μA
								160	
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 10 V; V <sub>O</sub> = V <sub>S</sub> / 2					±40	±60	mA



#### 6.9 Electrical Characteristics: LM158, LM158A (continued)

For  $V_S = (V+) - (V-) = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS(1)		MIN	TYP <sup>(2)</sup>	MAX	UNIT
POWER	RSUPPLY						
	Quiescent current per amplifier	$V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$ $T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$	350	600	uА		
IQ		V <sub>S</sub> = 30 V; V <sub>O</sub> = 15 V; I <sub>O</sub> = 0 A	1A = -33 C to 125 C		500	1000	μΛ

- (1) All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum V<sub>S</sub> for testing purposes is 30 V for LM158 and LM158A.
- (2) All typical values are  $T_A = 25$ °C.
- (3) On products compliant to MIL-PRF-38535, this parameter is not production tested.



## 6.10 Electrical Characteristics: LM258, LM258A

For  $V_S = (V+) - (V-) = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)


	$= (V+) - (V-) = 5 V, T_A = 2$		ST CONDI			MIN	TYP <sup>(2)</sup>	MAX	UNIT
OFFSET	VOLTAGE								
							3	5	
				LM258	T <sub>A</sub> = -25°C to 85°C			7	
Vos	Input offset voltage	$V_S = 5 \text{ V to } 30 \text{ V; } V_{C \text{ M}} = 0 \text{ V; } V_{C}$	o = 1.4 V				2	3	mV
				LM258A	T <sub>A</sub> = -25°C to 85°C			4	
				LM258	1A 20 0 10 00 0		7		
dV <sub>OS</sub> /d <sub>T</sub>	Input offset voltage drift			LM258A	$T_A = -25^{\circ}\text{C to } 85^{\circ}\text{C}$		7	15	μV/°C
	Input offset voltage vs power supply			22007 (					
PSRR	$(\Delta V_{IO}/\Delta V_S)$	V <sub>S</sub> = 5 V to 30 V				65	100		dB
V <sub>01</sub> / V <sub>02</sub>	Channel separation	f = 1 kHz to 20 kHz					120		dB
INPUT V	OLTAGE RANGE								
		V <sub>S</sub> = 5 V to 30 V		LM258		()/ )		()/+) 1.5	
\/	Common mode veltage range	V <sub>S</sub> = 30 V		LM258A		(V–)		(V+) – 1.5	V
V <sub>CM</sub>	Common-mode voltage range	V <sub>S</sub> = 5 V to 30 V		LM258	T = 25°C to 95°C	()/ )		()/+) 2	V
		V <sub>S</sub> = 30 V		LM258A	$T_A = -25^{\circ}\text{C to } 85^{\circ}\text{C}$	(V-)		(V+) – 2	
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 5 V to 30 V; V <sub>CM</sub> = 0 V				70	80		dB
INPUT B	IAS CURRENT								
				LMOED			-20	-150	
	lament bing growns	V = 4.4.V		LM258	T <sub>A</sub> = -25°C to 85°C			-300	^
IB	Input bias current	V <sub>O</sub> = 1.4 V		1.140504			-15	-80	nA
				LM258A	T <sub>A</sub> = -25°C to 85°C			-100	
				1.14050			2	30	
				LM258	T <sub>A</sub> = -25°C to 85°C			100	
los	Input offset current	V <sub>O</sub> = 1.4 V		1110501			2	15	nA
				LM258A	T <sub>A</sub> = -25°C to 85°C			30	
							10		
dl <sub>OS</sub> /d <sub>T</sub>	Input offset current drift			LM258A	T <sub>A</sub> = -25°C to 85°C			200	pA/°C
NOISE					•				
e <sub>n</sub>	Input voltage noise density	f = 1 kHz					40		nV/√ <del>Hz</del>
OPEN-LO	OOP GAIN								
	0 1 " '	45000 400 400 5				50	100		
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 15 \text{ V}; V_O = 1 \text{ V to } 11 \text{ V}; R_L$	≥ 2 kΩ		T <sub>A</sub> = -25°C to 85°C	25			V/mV
FREQUE	NCY RESPONSE				•				
GBW	Gain bandwidth product						0.7		MHz
SR	Slew rate	G = +1					0.3		V/µs
OUTPUT	•							1	
			V <sub>S</sub> = 30 V	/; R <sub>L</sub> = 2 kΩ	T <sub>A</sub> = -25°C to 85°C			4	
		Positive rail	V <sub>S</sub> = 30 V	/; R <sub>L</sub> ≥ 10 kΩ			2	3	V
Vo	Voltage output swing from rail		V <sub>S</sub> = 5 V;	R <sub>L</sub> ≥ 2 kΩ				1.5	
		Negative rail	V <sub>S</sub> = 5 V;	R <sub>L</sub> ≤ 10 kΩ	T <sub>A</sub> = -25°C to 85°C		5	20	mV
						-20	-30		
		V <sub>S</sub> = 15 V; V <sub>O</sub> = 0 V; V <sub>ID</sub> = 1 V	Source	LM258A				-60	
				T <sub>A</sub> = -25°C to 85°C	-10			mA	
I <sub>O</sub>	Output current	V <sub>S</sub> = 15 V: V <sub>O</sub> = 15 V: V <sub>ID</sub> = -1	<b>.</b> .	-		10	20		
		V <sub>S</sub> = 15 V; V <sub>O</sub> = 15 V; V <sub>ID</sub> = -1 V	Sink		T <sub>A</sub> = -25°C to 85°C	5			
		V <sub>ID</sub> = -1 V; V <sub>O</sub> = 200 mV	1		1	12	30		μA
I <sub>sc</sub>	Short-circuit current	V <sub>S</sub> = 10 V; V <sub>O</sub> = V <sub>S</sub> / 2					±40	±60	mA
I <sub>SC</sub>		V <sub>S</sub> = 10 V; V <sub>O</sub> = V <sub>S</sub> / 2					±40	±60	mA
		$V_S = 10 \text{ V}; V_O = V_S / 2$ $V_O = 2.5 \text{ V}; I_O = 0 \text{ A}$			T <sub>A</sub> = -25°C to 85°C		±40 350	±60	mA μA

<sup>(1)</sup> All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Maximum  $V_S$  for testing purposes is 30 V for LM258 and LM258A.


<sup>(2)</sup> All typical values are  $T_A = 25$ °C.




## 6.11 Typical Characteristics: LM358B and LM2904B































Figure 6-38. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency




# 6.12 Typical Characteristics: LM158, LM158A, LM258, LM258A, LM358A, LM2904, and LM2904V

Typical characteristics section is applicable for LM158, LM158A, LM258, LM258A, LM358A, LM358A, LM2904, and LM2904V.



# 6.12 Typical Characteristics: LM158, LM158A, LM258, LM258A, LM358, LM358A, LM2904, and LM2904V (continued)

Typical characteristics section is applicable for LM158, LM158A, LM258, LM258A, LM358A, LM358A, LM2904, and LM2904V.





## 7 Parameter Measurement Information




Figure 7-1. Unity-Gain Amplifier




Figure 7-3. Test Circuit, G = -1, for THD+N and Small-Signal Step Response


## **8 Detailed Description**

## 8.1 Overview

These devices consist of two independent, high-gain frequency-compensated operational amplifiers designed to operate from a single supply over a wide range of voltages. Operation from split supplies also is possible if the difference between the two supplies is within the supply voltage range specified in Section 6.3 and  $V_S$  is at least 1.5 V more positive than the input common-mode voltage. The low supply-current drain is independent of the magnitude of the supply voltage.

Applications include transducer amplifiers, dc amplification blocks, and all the conventional operational amplifier circuits that now can be implemented more easily in single-supply-voltage systems. For example, these devices can be operated directly from the standard 5-V supply used in digital systems and easily can provide the required interface electronics without additional ±5-V supplies.

#### 8.2 Functional Block Diagram: LM358B, LM358BA, LM2904B, LM2904BA



#### 8.3 Feature Description

#### 8.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. These devices have a 1.2-MHz unity-gain bandwidth (B Version).

#### 8.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. These devices have a 0.5-V/µs slew rate (B Version).

#### 8.3.3 Input Common Mode Range

The valid common mode range is from device ground to  $V_S - 1.5 \text{ V}$  ( $V_S - 2 \text{ V}$  across temperature). Inputs may exceed  $V_S$  up to the maximum  $V_S$  without device damage. At least one input must be in the valid input common-mode range for the output to be the correct phase. If both inputs exceed the valid range, then the output phase is undefined. If either input more than 0.3 V below V– then input current should be limited to 1 mA and the output phase is undefined.

#### 8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier, depending on the application.

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The LMx58 and LM2904 operational amplifiers are useful in a wide range of signal conditioning applications. Inputs can be powered before V<sub>S</sub>for flexibility in multiple supply circuits.

#### 9.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes it a negative voltage of the same magnitude. In the same manner, it also makes negative voltages positive.




Figure 9-1. Application Schematic

#### 9.2.1 Design Requirements

The supply voltage must be chosen such that it is larger than the input voltage range and output range. For instance, this application scales a signal of  $\pm 0.5$  V to  $\pm 1.8$  V. Setting the supply at  $\pm 12$  V is sufficient to accommodate this application.

#### 9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{VOUT}{VIN}$$
 (1)

$$A_{V} = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for  $R_I$  or  $R_F$ . [Subscripts should be fixed in the accompanying figures and equations also.] Choosing a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliampere range. This ensures the part does not draw too much current. This example uses 10 k $\Omega$  for  $R_I$  which means 36 k $\Omega$  is used for  $R_F$ . This was determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
(3)



#### 9.2.3 Application Curve




Figure 9-2. Input and Output Voltages of the Inverting Amplifier

## 10 Power Supply Recommendations

#### **CAUTION**

Supply voltages larger than specified in the recommended operating region can permanently damage the device (see Section 6.1).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see Section 11.

## 11 Layout

#### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
  power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it
  is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed
  to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping R<sub>F</sub> and R<sub>G</sub> close to the inverting input minimizes parasitic capacitance, as shown in Section 11.2.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



#### 11.2 Layout Examples




Figure 11-1. Operational Amplifier Board Layout for Noninverting Configuration




Figure 11-2. Operational Amplifier Schematic for Noninverting Configuration



# 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser based versions of this data sheet, see the left-hand navigation pane.



www.ti.com

11-Mar-2023

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87710012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87710012A LM158FKB	Samples
5962-8771001PA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8771001PA LM158	Samples
5962-87710022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87710022A LM158AFKB	Samples
5962-8771002PA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8771002PA LM158A	Samples
LM158 MW8	ACTIVE	WAFERSALE	YS	0	1	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM158AFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87710022A LM158AFKB	Samples
LM158AJG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM158AJG	Samples
LM158AJGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8771002PA LM158A	Samples
LM158FKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87710012A LM158FKB	Samples
LM158JG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	LM158JG	Samples
LM158JGB	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8771001PA LM158	Samples
LM258ADGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-25 to 85	(M3L, M3P, M3S, M3 U)	Samples
LM258ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258ADRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258A	Samples
LM258AP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-25 to 85	LM258AP	Samples





11-Mar-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM258APE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM258AP	Samples
LM258DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-25 to 85	(M2L, M2P, M2S, M2 U)	Samples
LM258DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DRG3	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM258	Samples
LM258P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-25 to 85	LM258P	Samples
LM258PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-25 to 85	LM258P	Samples
LM2904AVQDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904AVQPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904AV	Samples
LM2904BAIDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2904A	Samples
LM2904BAIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	28CB	Samples
LM2904BAIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904BA	Samples
LM2904BAIPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904BA	Samples
LM2904BIDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904BIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	28BB	Samples
LM2904BIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904B	Samples
LM2904BIPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904B	Samples
LM2904DE4	NRND				75	TBD	Call TI	Call TI	-40 to 125		
LM2904DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(MBL, MBP, MBS, MB U)	Samples





11-Mar-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2904DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRG3	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2904	Samples
LM2904P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-40 to 125	LM2904P	Samples
LM2904PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	LM2904P	Samples
LM2904PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWRG3	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904PWRG4-JF	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904	Samples
LM2904QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904QDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2904Q1	Samples
LM2904VQDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM2904VQPWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2904V	Samples
LM358ADE4	NRND				75	TBD	Call TI	Call TI	0 to 70		
LM358ADGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M6L, M6P, M6S, M6 U)	Samples
LM358ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LM358A	Samples





11-Mar-2023 www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM358ADRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358ADRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358A	Samples
LM358AP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	0 to 70	LM358AP	Samples
LM358APE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM358AP	Samples
LM358APW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358APWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358APWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358A	Samples
LM358BAIDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	358BA	Samples
LM358BAIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	28DB	Samples
LM358BAIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L358BA	Samples
LM358BAIPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L358BA	Samples
LM358BIDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM358	Samples
LM358BIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	358B	Samples
LM358BIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM358B	Samples
LM358BIPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM358B	Samples
LM358DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(M5L, M5P, M5S, M5 U)	Samples
LM358DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRG3	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM358	Samples
LM358P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	0 to 70	LM358P	Samples



www.ti.com 11-Mar-2023

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM358PE3	ACTIVE	PDIP	Р	8	50	RoHS & Non-Green	SN	N / A for Pkg Type	0 to 70	LM358P	Samples
LM358PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM358P	Samples
LM358PSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWRG3	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWRG4	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples
LM358PWRG4-JF	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	L358	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Mar-2023

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM258A, LM2904, LM2904B, LM2904BA:

Automotive: LM2904-Q1, LM2904B-Q1, LM2904BA-Q1

• Enhanced Product : LM258A-EP, LM2904-EP

#### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 13-Mar-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM258ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM258DRG3	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM258DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQDRG4	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904AVQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904AVQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904AVQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904AVQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904BAIDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2904BAIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904BAIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904BAIPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904BIDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM2904BIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904BIPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG3	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904PSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
LM2904PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWRG3	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904PWRG4-JF	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2904QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM2904VQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM2904VQPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358ADRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358APWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358BAIDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM358BAIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358BAIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358BAIPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358BIDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM358BIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358BIPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG3	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG3	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM358DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM358PSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
LM358PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWRG3	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM358PWRG4-JF	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM258ADGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM258ADGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM258ADR	SOIC	D	8	2500	356.0	356.0	35.0
LM258ADR	SOIC	D	8	2500	340.5	336.1	25.0
LM258ADR	SOIC	D	8	2500	364.0	364.0	27.0
LM258ADR	SOIC	D	8	2500	356.0	356.0	35.0
LM258ADR	SOIC	D	8	2500	340.5	336.1	25.0
LM258ADRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM258ADRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM258ADRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM258ADRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM258DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM258DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM258DR	SOIC	D	8	2500	364.0	364.0	27.0
LM258DR	SOIC	D	8	2500	340.5	336.1	25.0
LM258DR	SOIC	D	8	2500	340.5	336.1	25.0
LM258DRG3	SOIC	D	8	2500	333.2	345.9	28.6
LM258DRG3	SOIC	D	8	2500	364.0	364.0	27.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM258DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM258DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM258DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM258DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM2904AVQDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904AVQDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904AVQDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM2904AVQDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM2904AVQPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904AVQPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904AVQPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904AVQPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904BAIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
LM2904BAIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM2904BAIDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904BAIPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904BIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
LM2904BIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM2904BIDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904BIPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM2904DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LM2904DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM2904DR	SOIC	D	8	2500	364.0	364.0	27.0
LM2904DR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904DR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904DRG3	SOIC	D	8	2500	364.0	364.0	27.0
LM2904DRG3	SOIC	D	8	2500	333.2	345.9	28.6
LM2904DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM2904DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM2904DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM2904DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM2904PSR	so	PS	8	2000	356.0	356.0	35.0
LM2904PWR	TSSOP	PW	8	2000	364.0	364.0	27.0
LM2904PWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904PWRG3	TSSOP	PW	8	2000	364.0	364.0	27.0
LM2904PWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904PWRG4-JF	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904QDR	SOIC	D	8	2500	350.0	350.0	43.0
LM2904VQDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904VQDR	SOIC	D	8	2500	340.5	336.1	25.0
LM2904VQDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM2904VQPWR	TSSOP	PW	8	2000	356.0	356.0	35.0




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2904VQPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904VQPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM2904VQPWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358ADGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM358ADGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM358ADR	SOIC	D	8	2500	340.5	336.1	25.0
LM358ADR	SOIC	D	8	2500	340.5	336.1	25.0
LM358ADR	SOIC	D	8	2500	364.0	364.0	27.0
LM358ADRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM358ADRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM358ADRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM358ADRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM358APWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358APWR	TSSOP	PW	8	2000	364.0	364.0	27.0
LM358APWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358BAIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
LM358BAIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM358BAIDR	SOIC	D	8	2500	340.5	336.1	25.0
LM358BAIPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358BIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
LM358BIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM358BIDR	SOIC	D	8	2500	340.5	336.1	25.0
LM358BIPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
LM358DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
LM358DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
LM358DR	SOIC	D	8	2500	340.5	336.1	25.0
LM358DR	SOIC	D	8	2500	356.0	356.0	35.0
LM358DR	SOIC	D	8	2500	364.0	364.0	27.0
LM358DR	SOIC	D	8	2500	356.0	356.0	35.0
LM358DR	SOIC	D	8	2500	340.5	336.1	25.0
LM358DRG3	SOIC	D	8	2500	364.0	364.0	27.0
LM358DRG3	SOIC	D	8	2500	333.2	345.9	28.6
LM358DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM358DRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM358DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM358DRG4	SOIC	D	8	2500	356.0	356.0	35.0
LM358PSR	so	PS	8	2000	356.0	356.0	35.0
LM358PWR	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358PWR	TSSOP	PW	8	2000	364.0	364.0	27.0
LM358PWRG3	TSSOP	PW	8	2000	364.0	364.0	27.0
LM358PWRG4	TSSOP	PW	8	2000	356.0	356.0	35.0
LM358PWRG4-JF	TSSOP	PW	8	2000	356.0	356.0	35.0



www.ti.com 13-Mar-2023

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87710012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-87710022A	FK	LCCC	20	1	506.98	12.06	2030	NA
LM158AFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
LM158FKB	FK	LCCC	20	1	506.98	12.06	2030	NA
LM258AP	Р	PDIP	8	50	506	13.97	11230	4.32
LM258AP	Р	PDIP	8	50	506.1	9	600	5.4
LM258APE4	Р	PDIP	8	50	506	13.97	11230	4.32
LM258P	Р	PDIP	8	50	506	13.97	11230	4.32
LM258P	Р	PDIP	8	50	506.1	9	600	5.4
LM258PE4	Р	PDIP	8	50	506	13.97	11230	4.32
LM2904P	Р	PDIP	8	50	506	13.97	11230	4.32
LM2904P	Р	PDIP	8	50	506.1	9	600	5.4
LM2904PE4	Р	PDIP	8	50	506	13.97	11230	4.32
LM2904PW	PW	TSSOP	8	150	530	10.2	3600	3.5
LM358AP	Р	PDIP	8	50	506.1	9	600	5.4
LM358AP	Р	PDIP	8	50	506	13.97	11230	4.32
LM358APE4	Р	PDIP	8	50	506	13.97	11230	4.32
LM358APW	PW	TSSOP	8	150	530	10.2	3600	3.5
LM358P	Р	PDIP	8	50	506	13.97	11230	4.32
LM358P	Р	PDIP	8	50	506.1	9	600	5.4
LM358PE3	Р	PDIP	8	50	506.1	9	600	5.4
LM358PE4	Р	PDIP	8	50	506	13.97	11230	4.32
LM358PW	PW	TSSOP	8	150	530	10.2	3600	3.5



PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

# P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### PS (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated