



# Week 1 Lecture 1

Sep 3, 2024

## Lecture 1

### Diodes



- two-terminal device: one current, one voltage

$$P = IV \rightarrow \begin{cases} P > 0 : \text{absorbing/dissipating pwr} \\ P < 0 : \text{supplying pwr} \end{cases}$$



- diode: a valve, lets current flow only in one direction (from anode to cathode)

- ideal diode:  $\rightarrow$  short ckt when ON (conducting)  
 $\rightarrow$  open ckt when OFF (not conducting)

## Lecture 2

Sep 4, 2024

### Current - Voltage (I-V) Characteristics




voltage src:  $i \uparrow \downarrow V$



current src:  $i \leftarrow \rightarrow V$

$$\text{slope: } \frac{1}{R} = G \text{ (conductance)}$$


### Ideal Diode



## Week 1: lecture 2




- when  $V_I$  high,  $i$  flows (Voltage at anode high)
- when  $V_I$  low,  $i$  stops flow (Voltage at anode low)



"output same as input"

$$V_I > 0 = \text{'ON'}$$




"output is zero"

$$V_I < 0 = \text{'OFF'}$$

- half-wave rectifier with one diode

$\rightarrow$  Eg 1: Find  $V_O$  given  $V_1, V_2$



$V_1$	$V_2$	$D_1$	$D_2$	$V_O$
5V	5V	ON	ON	5V
5V	0V	ON	OFF	5V
0V	5V	OFF	ON	5V
0V	0V	?	?	0V
		5V	4V	ON OFF 5V



OR Gate

## Lecture 3


Cap 6, 2024

- Assume an operating region  $\rightarrow$  Analyze  $\rightarrow$  Verify

Analysis Process




② Eg: Find  $V_O$



We can discard possibility of both diodes being OFF since  $D_2$  will be ON.

1) Assume  
 $D_2$  ON  
 $D_1$  OFF

2) Analyze




$$i_2 = \frac{+10 - (-10)}{10k + 5k} = 1.33 \text{ mA}$$

$$\therefore V_O = i_2 \cdot 5k = 3.3V$$

$$V_I = -13.3V$$

3) Verify




Assumption of  $D_1$  OFF and  $D_2$  ON is correct

### A.1 Practice

Sep 8, 2024

#### Exercises (4.5)

✓ A-H-a)




Assume D closed


$$V = IR \Rightarrow I = \frac{V}{R} = \frac{5}{2.5k\Omega} = 2mA$$

$$V = 0 [V] \quad I = 2 [mA]$$

b)




Assume D open




$$I = 0$$

$$V = 5 [V]$$

d)




Assume D on




$$I = 2 [mA]$$

$$V = 0 [V]$$

e)



Assume D<sub>1</sub> closed, rest open



$$V = 3 [V]$$

$$I = 3 [mA]$$


$$I = \frac{V}{R} = \frac{3}{1k\Omega} = 3mA$$

Q: in general, do we care about V nodes?

### A.1 Practice / Problems


Sep 8, 2024

f)



$$I = \frac{V}{R} = \frac{5-1}{1k\Omega} = 4 [mA]$$

Assume D<sub>1</sub>, D<sub>2</sub> open and D<sub>3</sub> closed




$$5-1 = 4V$$


$$I = 5 [mA]$$

$$V = 1 [V]$$

A-2-a)



Assume closed




$$I = \frac{5 - (-5)}{10k\Omega} = 1 mA$$


$$V = -5 [V]$$

$$I = 1 [mA]$$

✓ b)




Assume Open





$$I = 0$$

$$V = 5 [V]$$

✓ c)



Assume Closed



$$I = \frac{5 - (-5)}{10k\Omega} = 1 mA$$


$$I = 1 [mA]$$

$$V = 5 [V]$$

### 4.1 Problems

Sept 8, 2024

✓ d)




$$I = 0$$


$$V = -5 \text{ [V]}$$

✓ 4.4.a)



Q: Can I draw  $V_o$  on top of  $V_t$ ?





$$V_o: \text{max} = 5 \text{ [V]}$$





✓ b)





c)



d)





e)



### 4.1 Problems


September 1, 2024

f)



$$V_o: \text{max} = 5 \text{ [V]}$$



g)



$$V_o: \text{max} = 0 \text{ [V]}$$


$$\text{min} = 0 \text{ [V]}$$

h)




$$V_o = 0 \text{ [V]}$$

i)




$$V_t > 0, \text{ assume off: } I = 0, V_o > 0$$

$$V_t < 0, \text{ assume on: } I > 0, V_o < 0$$




j)




$$V_t > 0, \text{ assume on: } I > 0, V_o = V_t$$

$$V_t < 0, \text{ assume off: }$$



$V_t < 0$




$$\frac{-5 - V_o}{1k} + \frac{0 - V_o}{1k} = 0$$

$$\frac{-5 - V_o}{1k} = \frac{V_o}{1k}$$

$$V_o = -2.5$$


## 4.1 Problems / Practice

4.1)




$V_t > 0$ , assume  $D_1$  off,  $D_2$  on

$$I_m = \frac{V_o - 5}{2k}$$



$V_t < 0$ , assume  $D_1$  on,  $D_2$  off


$$\text{KCL at 2: } I_m = \frac{V_o - (-5)}{2k} \rightarrow V_o = (I_m)(2k) - 5 = -3$$



$$I_m = \frac{V_o + 5}{2k}$$

Exercises (5)

$$V_t : 20V \text{ peak-to-peak, so avg: } \frac{10}{\pi}$$



$$\frac{10}{\pi}$$

$$V = IR$$

$$R = \frac{10/\pi}{1m} = 3.133 k\Omega$$

4.5


Sep 9, 2024

## 4.1 Problems


Problems (7,9)

4.7.a)

b)



Assume  $D_1$  off and  $D_2$  on



$$i_a = \frac{3 - V}{1k}$$


$$i_b = \frac{V - (-3)}{3k} = \frac{V + 3}{3k}$$

$$\frac{V + 3}{3k} = \frac{3 - V}{1k}$$

$$\frac{1}{3}V + 1 = 3 - V$$

$$\frac{4}{3}V = 2 \Rightarrow V = \frac{3}{2}$$

Assumption wrong since  
Voltage across  $D_1 > 0$ , so now  
Assume both  $D_1$  and  $D_2$  ON



All the current goes straight to ground  
since the  $D_1$  path has the least resistance


$$I = \frac{3}{1k} = 3 \text{ mA}$$

$$\therefore I = 3 \text{ [mA]}$$

$$V = 0 \text{ [V]}$$

4. b)

Assume both ON



$$i_a = \frac{3 - V}{3k}$$

$$i_b = \frac{V + 3}{1k}$$

$$\frac{3 - V}{3k} = \frac{V + 3}{1k}$$

$$1 - \frac{1}{3}V = V + 3$$

$$-2 = \frac{4}{3}V$$

$$-\frac{3}{2} = V$$

$$I = 0 \text{ [A]}$$

$$V = -\frac{3}{2} \text{ [V]}$$


## Lab 1 (Prelab)

Sep 9, 2024

## Preparation Exercise

$$V_{RMS} = \frac{1}{\sqrt{2}} V_{PK} \quad I_{RMS} = \frac{1}{\sqrt{2}} I_{PK}$$

PE1.)



$$\begin{aligned} R_{Th} &= 1k \quad | \quad \tau = R_{Th} C_1 \\ C_1 &= 1\mu \quad | \quad = (1k)(1\mu) \\ &= 1 \times 10^{-3} [s] \end{aligned}$$

$$V_{out}(t) = V_{out}(\infty) + [V_{out}(t_0^+) - V_{out}(\infty)] e^{-(t-t_0)/\tau}$$

$$V_{out}(\infty) = 1 [V], \quad V_{out}(t_0^+) = 0 [V]$$

$$\therefore V_{out}(t) = 1 - e^{-t/0.001}$$

Since final value is 1 [V], 10% is 0.1 [V] and 90% = 0.9 [V]

$$0.1 = 1 - e^{-t/0.001}$$

$$e^{-t/0.001} = 0.9$$

$$-\frac{t}{0.001} = \ln 0.9$$

$$t = -0.001 \ln 0.9$$

$$t_{0.1} = 1.054 \times 10^{-4} [s]$$

$$0.9 = 1 - e^{-t/0.001}$$

$$-e^{-t/0.001} = -0.1$$

$$-\frac{t}{0.001} = \ln 0.1$$

$$t = -0.001 \ln 0.1$$

$$t_{0.9} = 2.3 \times 10^{-3} [s]$$

Rise time is  $t_{0.9} - t_{0.1} \Rightarrow (2.3 \times 10^{-3}) - (1.054 \times 10^{-4})$

$$= 2.195 \times 10^{-3}$$

$$\therefore \tau = 0.001 [s]$$



$$t_r = 2.195 [\text{ms}]$$

## Lab 1 (Prelab)





Sep 9, 2024

PE2.1)  $V_s : 100 \text{ Hz}, 0V-1V \text{ pulse, } 0.1 \text{ ms rise \& fall times}$ 

$$\begin{aligned} 2.2) \quad (158 [\mu\text{s}], 101.42 [\text{mV}]) \\ (2.5 [\text{ms}], 900.0 [\text{mV}]) \end{aligned} \quad \left. \begin{aligned} t_r &= 2.5 [\text{ms}] \\ \Delta V &= 798 [\text{mV}] \end{aligned} \right\}$$

2.3) Using a resistor of  $900\Omega$ , we get  $t_r = 2.09 [\text{ms}]$ 

Ch. 4.2

PN Junction DiodeForward bias region ( $V > 0$ )

$$i = I_s (e^{\frac{V}{V_T}} - 1)$$

$$V_T : \text{thermal voltage} \quad V_T = \frac{kT}{q}$$

$$V_T \approx 25 \text{ mV} @ \text{room temp}$$

$$(1.38 \times 10^{-23} \frac{J}{K})$$

Boltzman  
Constant

$$\text{temp of junction} \\ (300K/27^\circ C)$$

$$\text{unit electron charge} \\ (1.602 \times 10^{-19} C)$$

$I_s$ : Scale (or saturation) current  
(main parameter)

↳ proportional to size of wire

$$I_s \approx 10^{-9} - 10^{-15} [\text{A}]$$

$$i \approx I_s e^{\frac{V}{V_T}} \implies V = V_T \ln\left(\frac{i}{I_s}\right)$$

$$\frac{i_2}{i_1} = \frac{I_s e^{\frac{V_2}{V_T}}}{I_s e^{\frac{V_1}{V_T}}} = e^{\frac{V_2 - V_1}{V_T}}$$

$$\text{or } V_2 - V_1 = V_T \ln\left(\frac{i_2}{i_1}\right)$$

$$V_2 - V_1 = V_T \ln(10) \log_{10}\left(\frac{i_2}{i_1}\right)$$

$i$	$V$
1mA	0.7V
10mA	0.76V
100mA	0.82V
0.1mA	0.64V

$$\begin{aligned} & 1mA \quad 0.7V \\ & 10mA \quad 0.76V \\ & 100mA \quad 0.82V \end{aligned} \quad \begin{aligned} & +60mV \\ & +60mV \\ & \downarrow \text{go small} \end{aligned}$$

$$0.1mA \quad 0.64V$$

$$\begin{aligned} & \approx 2.303 \\ & \approx 25mV \\ & \approx 60mV \end{aligned}$$

- even if  $i$  increase a lot,  $\Delta V$  isn't much

temperature


for the same current:

$$\begin{aligned} & -2mV/1^\circ C \\ & \text{-temp increase} \end{aligned}$$

## Tutorial 1

Reverse bias region ( $V < 0$ )

$$i = I_s(e^{V/V_T} - 1)$$





$i \approx -I_s$  ← small but not zero (think of leaking in opp. direction due to pressure)

- might say "not  $I_s$ , but  $I_s \rightarrow I_{REVERSE}$  (still small)"

I Eg: Calculate  $V$  and  $i$  of pn-junction.  $V = 0.7V$  @ 1 mA

and  $V_T = 25mV$



Assume forward bias

$$V_D/V_T$$



$$I_D = I_s e^{V_D/V_T} \quad ①$$

$$\text{KVL: } 5 = V_D + I_D \cdot 1k$$

$$-5 + V_D + I_D \cdot 1k = 0$$

$$I_D = -V_D + 5 \quad ②$$

## Problem 1



	Assume:	check
D <sub>1</sub>	ON	✓
D <sub>2</sub>	OFF	✓
D <sub>3</sub>	OFF	✗ ON ✓
D <sub>4</sub>	ON	✗ OFF ✓


a) Assume diodes ideal

$$I_1 = 2\text{mA} \quad V_1 = 0\text{V}$$

$$I_2 = 0\text{mA} \quad V_2 = -2\text{V}$$


$$I_3 = 2\text{mA} \quad V_3 = 2\text{V} \quad \text{✗}$$

$$I_4 = 0\text{mA} \quad V_4 = 0\text{V}$$



$$V_2 = -4 - (-2) = -2\text{V}$$

$$V_3 = 4 - 2 = 2\text{V} \leftarrow D_3 \text{ 'off', so should have been } < 0$$



Sep 11, 2024


b) Assume 0.7V constant drop across diode

$$I_1 = 2\text{mA} \quad V_1 = 0.7\text{V}$$

$$I_2 = 0\text{mA} \quad V_2 = -2.7\text{V}$$

$$I_3 = 2\text{mA} \quad V_3 = 0.7\text{V}$$


$$I_4 = 0\text{mA} \quad V_4 = 0.7\text{V}$$





Assume  
D<sub>1</sub> ON  
D<sub>2</sub> OFF ✓  
D<sub>3</sub> ON  
D<sub>4</sub> OFF

$$V_2 = -1.7 - (-2) = -2.7\text{V} \quad \checkmark$$


$$V_4 = 2.7 - 2 = 0.7\text{V} \quad \checkmark$$



Problem 2




$$0 \leq t < 1\text{ms}$$



$$V_o = V_{o(\infty)} + (V_o(t_0) - V_{o(\infty)}) e^{-t/T}$$

$$V_o = 10(1 - e^{-t/2m}) \text{ [V]}$$

$$V_o(1\text{ms}) = 3.93\text{V}$$



$$1\text{ms} < t < 2\text{ms}$$

diode prevents -10V from pulling current to left

$$\frac{V_o}{I} = \frac{V_o}{2\text{mA}} = \frac{V_o}{2 \times 10^{-3}}$$

C has nowhere to discharge, so V<sub>o</sub> graph stays flat.

$$2\text{ms} < t < 3\text{ms}$$



$$V_o = V_{o(\infty)} + [V_o(t_0) - V_{o(\infty)}] e^{-\frac{(t-t_0)}{T}}$$

$$V_o = 10 + [10(1 - e^{-1/2}) - 10] e^{-\frac{(t-2)}{2}}$$

$$V_o(3\text{ms}) = 10(1 - e^{-1}) = 6.32\text{V}$$

Question 2

a)  $V_{IN} = 0\text{V}$



Assume  
D<sub>1</sub> OFF  
D<sub>2</sub> OFF



$$\therefore V_{out} = 0\text{V}$$

$$V_{D1} = 0 - 2 = -2\text{V} < 0, \text{ so } D_1 \text{ OFF}$$

$$V_{D2} = -4 - 0 = -4\text{V} < 0, \text{ so } D_2 \text{ OFF}$$

I Eg: Calculate  $I_D$  and  $V_D$  and diode voltage

is 0.7V at 1mA and  $V_T = 25\text{mV}$ .



$$\text{circuit equation: } i = \frac{V_{DD} - V}{R} \quad (1)$$

$$\text{diode equation: } V_2 - V_1 = V_T \ln \left( \frac{i_2}{i_1} \right) \quad (2)$$

Unit sets  
[V, mA, K-2]

$V[\text{V}]$	$i[\text{mA}]$
0.7	1
0.736	4.3
0.736	4.264
0.736	4.264

①  $(i = \frac{5-0.7}{1\text{k}} = 4.3 \text{ mA})$   
 ②  $(V_2 = 0.7 + V_T \ln(\frac{4.3}{1}) = 0.736 \text{ V})$   
 ③  $(i = \frac{5-0.736}{1\text{k}} = 4.264 \text{ mA})$   
 ④  $(V_2 = 0.7 + V_T \ln(\frac{4.264}{1}) = 0.736 \text{ V})$

Solution:  $i = 4.264 \text{ [mA]}$  and  $V = 0.736 \text{ [V]}$

### 4.3 Forward Bias Diode Models


Model	$V_D$	$I$
① Ideal	0V	5mA
② Exponential (exact)	0.738V	4.262mA
③ Constant Voltage Drop (CVD)	0.7V	4.3mA

- CVD is similar to a shifted ideal voltage model.
- Say you have 2 diodes and 1 [V] source. CVD says diodes won't be on since voltage divider gives each only 0.5 [V], so you'll have to use the more accurate exponential model


	$\frac{V_D}{i_D}$
1) ideal ( $V_D=0$ when conducting)	0V
2) CVD ( $V_D=0.7 \text{ V}$ when conducting)	0.7V
3) exponential ( $i_0 = I_s e^{\frac{V_D}{V_T}}$ )	0.736V

$$\frac{5-0}{4.3} = 1.14 \text{ mA}$$

$$\frac{5-0.7}{4.262} = 1.14 \text{ mA}$$

Breakdown Region



- avalanche breakdown
- diode in breakdown region
- Zener diode




$$I_Z = -i$$

- Zener diodes are designed to operate in the breakdown region and  $\therefore$  have lower breakdown voltage, now called "Zener voltage"  $V_Z$


$$R = \frac{12 - 5}{10 \text{ mA}} = 700 \Omega$$

Zener diode symbol

diode is reverse biased

model for Zener diode




$I_Z$




## 4.6

Rectifier Circuits

- block diagram of DC power supply


half-wave rectifier

Voltage transfer plot,  $\frac{V_O}{V_S}$



Ideal Diode







(including 0.7V offset)






Actual Diode

Full-wave rectifier

- half-wave rectifier worked fine if  $V_s > 0$ , but what of  $V_s < 0$ ?
- for  $V_s < 0$ , bottom terminal actually at higher voltage




- Full-wave rectifier has  $2V_D$  voltage drop since we have 2 diodes for each path (I  $V_s > 0$ , II  $V_s < 0$ )

Voltage Transfer Plot,  $V_o/V_s$ 

In this case, we have our plot mirrored on the negative side of  $V_s$  since  $V_o$  can extract a negative  $V_s$  into a positive voltage

peak-inverse voltage (PIV)

- analyze when input voltage is highest and check that it is not greater than the OFF-diode's breakdown voltage.



Now we can check  $V_{DH}$

$$\text{to peak inverse voltage: PIV} \rightarrow V_s - V_D - 0 = V_s - V_D$$


$$\text{for } 120 \times \sqrt{2} \approx 170\text{V}$$

$$\therefore \text{Ensure } V_{BR} > 170\text{V}$$

you'll see diodes rated at  $V_{BR}=200\text{V}$

- E1.2 Resistors
1. brown, black, red, gold  $\rightarrow 10 \times 10^2 \text{ } 5\% = 1\text{k}\Omega$
  2. brown, black, orange, gold  $\rightarrow 10 \times 10^3 \text{ } 5\% = 10\text{k}\Omega$
  3. brown, black, brown, gold  $\rightarrow 10 \times 10^1 \text{ } 5\% = 100\text{\Omega} = 0.1\text{k}\Omega$
  4. brown, black, brown, gold  $\rightarrow 10 \times 10^1 \text{ } 5\% = 100\text{\Omega} = 0.1\text{k}\Omega$

$$\text{E1.3 } \frac{V_{out}}{V_{in}} = \frac{24+10}{60} = \frac{17}{30} \Rightarrow V_{out} = \frac{17}{30} V_{in}, \quad V_{in} = \frac{30}{17} V_{out}$$




$$R_{eq} = 11.2\text{k}\Omega$$

$$V_{out} = \frac{R}{11.2\text{k}\Omega} \cdot V_{in}$$


$$(V_{out})_{ep} = 0.5827\text{V}$$

$$(V_{out})_{rc} = 0.529\text{V}$$

$$V_{out} = V_{out} \quad R = \frac{17(11.2\text{k}\Omega)}{30} = 6346\text{\Omega}$$



$$Req = \left( \frac{1}{1k} + \frac{1}{10k} + \frac{1}{0.1k} + \frac{1}{0.1k} \right)^{-1} = 47.393\text{\Omega}$$



$$0.433V_{in} = 90i \quad i = 5\text{mA}$$

$$V_{in} = \frac{90}{0.433} = 1.039$$


$$V_{in} = 1.039\text{V}$$

$$V_{in} = i90\text{\Omega} + V_{out}$$

$$V_{in} = i90\text{\Omega} + \frac{17}{30} V_{in}$$

$$V_{in} - \frac{17}{30} V_{in} = 90\text{\Omega}i$$

$$V_{in} \left( 1 - \frac{17}{30} \right) = 90\text{\Omega}i$$




## Tutorial 2

E2.1

4 [V] PP, 5 [kHz]

E2.6



$$\frac{V_{out}}{V_{in}} = \frac{2.2}{4.06} = 0.5418$$

from E1, measured ratio = 0.529

Voltage division

$$\text{ratio original: } \frac{17}{30} = 0.566$$

E2.7

$$\text{input: } 1.4088 \text{ [V] AC} \quad \frac{\text{output}}{\text{input}} = 0.5233$$

$$\text{output: } 0.73722 \text{ [V] AC}$$

E2.8

$$R_2 = 0.1 \text{ [k}\Omega\text{]}$$

$$P_{avg} = \frac{1}{2} V_{pk} \cdot I_{pk}$$

$$I_{pk} = \frac{V_{pk}}{R} = \frac{2}{0.1k} = 2 \text{ mA}$$

$$P_{pk} = (0.02 \text{ A})(2 \text{ V}) \\ = 0.04 \text{ [W]}$$

$$= \frac{1}{2} (2 \text{ V})(0.02 \text{ A}) \\ = 0.02 \text{ [W]}$$



E2.9

$$\text{KVL: } V_{in} = V_{R_1} + V_{R_2} \Rightarrow V_{R_1} = V_{in} - V_{R_2}$$

E2.10

$$V_{R_1} = V_{in} - V_{R_2} \\ = 4.06 - 2.2 = 1.86 \text{ [V]}$$



### Problem 1



$V_o = 0.7V$   
this happens when  
diode on, current flows  
(CW), so  $V_I$  must have  
been  $> 0.7 \text{ V}$

if  $V_I$  is less than  
0.7V, diode off, no  
current, so  $V_o = V_I$


∴ graph b



when  $V_I > 5 + 0.7 = 5.7 \text{ V}$

when  $V_I < 5.7 \text{ V}$

∴ graph d




$$i = \frac{V_o - V_I}{R}$$

∴ graph c

4)


### Problem 2

ideal a)



$$V_s > 0 \Rightarrow D_1 \text{ ON}, D_2 \text{ OFF}$$


$$V_o = V_s$$




$$V_s < 0 \Rightarrow D_1 \text{ OFF}, D_2 \text{ ON}$$

$$V_o = -V_s$$

this "Vs" value  
is negative  
remember



CVD b)



new case when both  
diodes are off, meaning  
Vs had to be b/n  
-0.7V and 0.7V

$$V_s > 0.7 \Rightarrow D_1 \text{ ON}, D_2 \text{ OFF}$$


$$V_o = V_s - 0.7V$$

$$V_s < -0.7 \Rightarrow D_1 \text{ OFF}, D_2 \text{ ON}$$

$$V_o = -V_s - 0.7$$

### Problem 3

$$I_s = 10^{-14} \text{ [A]}$$



$$\textcircled{1} \quad V_o = 2 \text{ [V]} @ \text{ room temp, what } I ?$$

$$\text{assume } V_T = 25 \text{ mV}$$

$$V_o = 3V_D = 2$$

$$2 = 3V_D = 3V_T \ln\left(\frac{i}{I_s}\right)$$

$$e^{\ln\left(\frac{i}{I_s}\right)} = \frac{2}{e^{3V_T}}$$

$$i = I_s e^{\left(\frac{2}{3V_T}\right)} = (10^{-14}) e^{\frac{2}{3(25 \text{ mV})}} = 3.81 \text{ mA}$$

$$\textcircled{2} \quad 1 \text{ mA taken away at output, what is change in } V_o ?$$

$$\Delta V = V_T \ln\left(\frac{i_2}{i_1}\right) = (25 \text{ mV}) \ln\left(\frac{2.81 \text{ mA}}{3.81 \text{ mA}}\right) = -8.25 \text{ mV}$$

(this is  $\Delta V$  for 1 diode, so across 3 diode it is

$$\boxed{\Delta V_o = -0.02 \text{ [V]}}$$

$$\textcircled{3} \quad \text{What is change in } V_o \text{ when inc. } 40^\circ\text{C} ?$$



$V_D$  decrease  $2 \text{ mV}/^\circ\text{C}$  increase

so  $40^\circ\text{C}$  increase in temp  $\rightarrow 2 \text{ mV} \times 40 = 80 \text{ mV}$  dec/diode


3 diodes  $\rightarrow 3 \times 80 \text{ mV} = 240 \text{ mV}$  decreased

$$\boxed{\therefore \Delta V_o = -240 \text{ [mV]}}$$

Problem 4




diode is ON



$$V_o = V_I$$

diode is OFF



$0 < t < 1$ :  $V_I$  is greater than 0, so diode is off and  $V_o = 0$  [V]



$1 < t < 2$ :  $V_I$  is negative, so diode is ON, meaning  $V_o$  is the same as  $V_I$

$2 < t < 2$ :  $V_I$  is positive again, so diode is off, but the capacitor, which was previously charged up to -5V, discharges through R


$$V_o(t) = V_o(\infty) + [V_o(1.5\text{ms}) - V_o(\infty)] e^{-\frac{(t-1.5\text{ms})}{\tau}}$$

$$\tau = (1M)(1m) = 1000S$$

Problem 5



diode ON




$$V_o = 0$$

can happen when  $V_I < 0$

& charges up:  $V_I = V_C$

diode OFF




$$V_o > 0$$






can happen when  $V_I > 0$

$$V_o(t) = 10 e^{-\frac{(t-5\mu s)}{10\mu s}}$$

$$V_o(10\mu s) = 6.065 \text{ [V]}$$



ON OFF ON OFF ON

Peak Rectifierdiode ONdiode OFF

- If  $\zeta$  is large, then  $T_{\text{OFF}} \approx T_{\text{period}}$

time that Diode  
is turned on

$$e^x \approx 1+x \text{ if } x \ll 1$$

$$V_{\text{ripple}} = \max - \min$$

$$= V_s - V_s e^{-T_{\text{OFF}}/\tau}$$



$$= V_s (1 - e^{-T_{\text{OFF}}/\tau})$$

$$= V_s (1 - (1 - T_{\text{OFF}}/\tau))$$




$$= V_s T_{\text{OFF}}/\tau$$

$$\approx \frac{V_s T}{\tau} \Rightarrow \frac{V_s T}{RC} \text{ or } \frac{V_s}{fRC}$$

$$V_{\text{ripple}} \approx \frac{V_{\text{peak}}}{fRC}$$

Peak Detector





- if no load, voltage stays there (no resistor)
- called a peak detector bc. ckt holds voltage at the highest value it finds

Clamped Capacitor Circuit

$$V_o = V_s + V_d$$

- initially,  $V_d = 0$  discharged





Peak DetectorClamped Capacitor

$V_o$  is  $V_s$  plus offset of  $V_d$






Voltage Doubler

combining clamped capacitor with peak detector to generate output voltage that is double the peak voltage.



clamped capacitor + peak detector



Ex: Clamped C Analysis  $V_s = 5 \text{ [V] peak}$ ,  $V_d = 0 \text{ [V]}$



at this stage, the C voltage increased since  $V_o = V_d + V_s$


Hard vs. Soft Limiting

- limiting circuits: don't want to overload them

Small Signal Model


Nonlinear  $\rightarrow$  Linear  $\rightarrow$  Small Signal Model

Model



$$i_d = \frac{V_d}{r_d} \quad r_d = \frac{V_t}{I_D}$$


- We take diode, make it into a  $V_s + R$ , then shift our axes so we get a resistor




$$\text{Total signal} = \begin{matrix} \text{DC bias} \\ \text{point} \end{matrix} + \begin{matrix} \text{small} \\ \text{signal} \end{matrix}$$

$$V_D = V_D^0 + v_d$$

$$i_D = I_D + i_d$$






Find variation on diode  
given the supply is

$$V_s = 5 \text{ [V]} \pm 0.5 \text{ [V]}$$

ideal and CVD would  
not work since those  
have constant voltage


exponential model  
would take many iterations



we break up the varying  
voltage source, we break  
up  $\text{d}t \dots$  and use superposition

$$\begin{aligned} y &= f(a+b+c) \\ y &= f(a) + f(b) + f(c) \end{aligned}$$

applying superposition,  
we deactivate the  
other SRCS (since we  
care only on  $V_j$ 's impact)



$$V_d = \frac{r_d}{R+r_d} V_j$$

voltage divider


$$r_d = \frac{V_T}{I_D} = \frac{25 \text{ mV}}{4.3 \text{ mA}} = 5.8 \Omega$$

$$V_d = \frac{5.8}{1000 + 5.8} (\pm 0.5 \text{ V}) = \boxed{\pm 2.88 \text{ mV}}$$

negative voltage or current doesn't mean we have  
leaky diode → we aren't actually negative ... it  
seems that way because we shifted our axes.

small signal model good for  $\pm 5 \text{ [mV]}$

Deriving  $r_d = V_T/I_D$



$$\textcircled{1} \quad i = I_s e^{\frac{V}{V_T}}$$

$$\textcircled{2} \quad \text{slope is } \frac{di}{dv}$$

$$\textcircled{3} \quad \frac{di}{dv} = I_s \cdot \frac{1}{V_T} \cdot e^{\frac{V}{V_T}}$$

\textcircled{4} we want slope @  $V=Q$

\textcircled{5} since resistance is the inverse of the slope

$$\textcircled{6} \quad \left. \frac{di}{dv} \right|_Q = \frac{1}{V_T} \cdot I_s e^{\frac{V}{V_T}} = \frac{I_D}{V_T}$$


$$\textcircled{7} \quad r_d = \frac{1}{\text{slope}}$$

$$\therefore r_d = \frac{V_T}{I_D}$$

$I_D$	$r_d$
10 mA	2.5 $\Omega$
1 mA	25 $\Omega$
0.1 mA	250 $\Omega$


increasing  $I_D$  by ten times  
reduces  $r_d$  by ten times

Variable Attenuator



Small Signal Approx.

how far can you go before linearization is too inaccurate?



$$i_D = I_s e^{\frac{V_D}{V_T}}$$

$$= I_s e^{\frac{(V_D + V_S)}{V_T}}$$

$$= I_s e^{\frac{V_D}{V_T} + \frac{V_S}{V_T}}$$

$$I_D$$

$$= I_D \cdot \left( 1 + \frac{V_S}{V_T} \right)$$

$$\text{if } \frac{V_S}{V_T} \gg \left( \frac{V_S}{V_T} \right)^2$$

$$\frac{V_S}{V_T} \ll 2$$

$$V_S \ll 2V_T \quad \text{or } 50mV$$

$$\text{so take } V_S < \frac{1}{10} \text{ or } 5 \text{ mV}$$

Superposition Notes


- we can remove anything that is not small signal.
- ckt elements have equivalents

## Tutorial 3: Small Signal Analysis

Sep 25/26, 2024

### Small Signal Model CKT Elements


#### Regular




diode becomes  
a resistor

#### Small Signal


$$r_d = \frac{V_T}{I_D}$$





constant Voltage  
source becomes  
short to ground



ground is the  
same






current source  
becomes open  
circuit




large capacitor  
becomes a short  
circuit in AC

for AC


$$Z_C = \frac{1}{j\omega C} \rightarrow \emptyset$$



### Nonlinear Model



### Linear Model





### Small-Signal


$$V_d = V_s \frac{r_d}{R+r_d}$$

### Problem 1

Assume diode has forward bias voltage of 0.7 V when conducting current of 1 mA. For the diode attenuator circuit below, sketch the output voltage waveform



### ① Find DC bias point → DC analysis




$$15 = (14k)I_D + 0.7 + (50)I_D$$

$$I_D = \frac{15 - 0.7}{14k + 50} = 1.018 \text{ mA}$$

Operating point  
DC  $\downarrow$   $= 0.75 \text{ V}$


$$V_o + (14k)I_D = 15$$

$$V_o = 15 - (14k)(1.018 \text{ mA}) = 0.748 \text{ V} \approx 0.750 \text{ V}$$



### ② Small Signal Analysis

$$\textcircled{a} \quad r_d = \frac{V_f}{I_D} = \frac{25 \text{ mV}}{1.018 \text{ mA}} = 25 \Omega$$



$$(5k) \leftrightarrow (14k \parallel (r_d \leftrightarrow 50))$$

$$5k \leftrightarrow (14k \parallel 75)$$


$$5k \leftrightarrow 74.6$$

$$\text{Voltage Division: } V_o = V_i \frac{74.6}{74.6 + 5k} = 0.0147 V_i$$


$$\therefore V_o = V_o \pm U_o = 0.75 \pm 0.0147$$

### Problem 2


I is DC current and  $v_i$  is sinusoidal signal with  $< 10 \text{ mV}$  amplitude and  $f = 100 \text{ [kHz]}$ . Sketch small signal ckt and find sinusoidal output  $V_o$  and then find phase shift b/w  $V_i$  and  $V_o$ . Find value of I to have  $-45^\circ$  phase shift, and range of phase shift as I goes from  $0.1 \rightarrow 10 \times$  this value



Small Signal




small, so not a short ckt



$$\frac{V_o}{V_i} = \frac{\frac{1}{jwC}}{R_d + \frac{1}{jwC}} = \frac{1}{1 + jwC R_d}$$

~~$\frac{V_o}{V_i} = \frac{1}{1 + jwC R_d}$~~



$w = k = \frac{1}{p} = 2\pi = p = \frac{1}{f} \Rightarrow 2\pi f = 1$

phase shift

$= \cancel{\frac{1}{1 + jwC R_d}} - \cancel{\frac{1}{1 + jwC R_d}}$

get equal to

-45° as per question

$w = 2\pi f \left| \frac{1}{1 + jwC R_d} \right|$

$= -\arctan(wC R_d)$

$= -\arctan(2\pi f C R_d) = -45^\circ$

$\arctan(2\pi f C \frac{V_T}{I_D}) = 45^\circ$ 

take tan of both sides

 $2\pi f C \frac{V_T}{I_D} = 1$

$I_D = 2\pi f C V_T = 157 \text{ mA}$

DC current src  $I = I_D = 157 \text{ mA}$  since it's same as diode current (C acts as open ckt since we in DC)

phase shift  $\phi = -\arctan(2\pi f C \frac{V_T}{I_D})$

Let  $I_D = \frac{157 \text{ mA}}{10} \Rightarrow \phi = -84.3^\circ$  } range from these 2

Let  $I_D = 157 \text{ mA} \times 10 \Rightarrow \phi = -5.7^\circ$



### PN Junction

- used in more complex semiconductor devices (e.g. transistors)
- discovered in Bell Labs, 1940 during WW II

### Semiconductors

- group 3 (Boron) : p-type dopants
- group 5 (Phosphorus) : n-type dopants

### PN Junction



as electrons keep hopping, it makes "hill" higher, so new


holes	-	+	electro.
+++	-	+	---
+++	-	+	---
++	-	+	---
++	-	+	---

depletion region

electrons in n-region can't "climb hill"

## Lab 2: Diode Circuits

Sep 29, 2024





$I_D$ : diffusion current


$I_S$ : drift current



open:




the battery's electric field basically aids the existing  $E$  inside the interface region, making it harder for electrons to flow "backward"



reverse bias

$$i_D = I_S (e^{V_D/V_T} - 1)$$

pn junction  
diode equation



PE 1

$$V_{\text{ripple}} \approx \frac{V_{\text{peak}}}{f R C}$$

$$V_{\text{ripple}} \leq 0.5 \text{ V}$$

$$0.5 \geq \frac{V_{\text{peak}}}{f R C}$$

$$R \geq \frac{V_{\text{peak}}}{0.5 f C} = \frac{2.5 - 0.7}{0.5(1000) \times (100 \times 10^{-9})} = 36000 = 36 \text{ k}\Omega$$

∴ minimum resistance is  $R = 36 \text{ k}\Omega$

d) standard resistance value:


- |               |         |        |     |
|---------------|---------|--------|-----|
| 3             | 6       | $10^3$ | 21. |
| ① orange/blue | /orange | /red   |     |

ideally, we should pick a resistor of less than  $36 \text{ k}\Omega$


LTspice Vripple:  $(2.008721) - (1.7132858) = 0.295 < 0.5$

~~411 mV < 0.5~~

PE 1a)




PE 1b)




PE1c) estimated  $R = 36\text{ k}\Omega$  (calculated)

PE1d) minimum value of  $R$ : ①  $36\text{ k}\Omega$  ②




PE2 a)



$$\text{PE2 b)} (V_{out})_{avg} = 4.7\text{ V}$$

$$V_{ripple} = 1.326\text{ V}$$

PE2 c)




$$\text{PE2 c)} (V_{out})_{avg} = 4.7\text{ V}$$

$$V_{ripple} = 1.326\text{ V}$$

### Transistor

Diodes



2-terminal device, decides for itself


bipolar junction transistor (BJT)

MOSFET

(n-channel) NMOS

(p-channel) PMOS

Switch



3-terminal device

(pnp)

(npn)


2 ways to create 3-terminal device using pn junctions

MOSFET: metal oxide semiconductor field effect transistor


structure

operation




NMOS ~ npn structure



Ckt symbol




Operation




channel inversion  
 $p \rightarrow n$

currently p-type

Voltages



$i_G = 0$ , since  
gate is a capacitor




PMOS


Lab 2

a	b	o
0	0	0
0	1	1
1	0	1
1	1	0


E1)



E3)



E5)



Follows the  
waveform of the  
low frequency  
modulation

E2)


a	b	o
0	0	0
0	1	1
1	0	1
1	1	0

## Tutorial 4

Oct 2, 2024

### Summary

$$V_{AS} = V_S - V_S$$



Case	<u><math>V_S</math></u>	<u><math>V_D</math></u>	<u><math>V_D</math></u>	<u><math>V_{AS}</math></u>	<u><math>V_{OV}</math></u>	<u><math>V_{DS}</math></u>	Region
a	+1.0	+1	+2	1-1=0	0-1=-1	2-1=1	cutoff
b	+1.0	+2.5	+2.0	2.5-1=1.5	1.5-1=0.5	2-1=1	saturation
c	+1.0	+2.5	+1.5	1.5	0.5	0.5	saturation/triode
d	+1.0	+1.5	0	0.5	-0.5	-1	saturation*
d'	0	+1.5	+1	1.5	0.5	1	saturation
e	0	+2.5	+1.0	2.5	1.5	1	triode
f	+1.0	+1.0	+1.0	0	-1	0	cutoff
g	-1.0	0	0	1	0	1	saturation/cutoff
h	-1.5	0	0	1.5	0.5	1.5	saturation
i	-1.0	0	+1.0	1	0	2	saturation/cutoff
j	+0.5	+2.0	+0.5	1.5	0.5	0	triode


flip  
drain and  
source if  
negative

### Problem 1


Logic "0" is OV and "1" is  $V_{DD} = 5V$

$$|V_T| = 1V, \text{ so } (V_T)_{NMOS} = +1 \quad (V_T)_{PMOS} = -1$$

	$V_S$	$V_D$	$V_D$	$V_{AS}$	$V_{OV}$	$V_{DS}$
$M_1$ :	0	0	5	0		
$M_2$ :	0	5	0	5		
$M_3$ :	5	0	5	-5		
$M_4$ :	5	5	5	0		



### NMOS Operation Regions



$$V_{AS} < V_T \rightarrow \text{cutoff}$$

$$V_{GS} > V_T \rightarrow \text{not cutoff}$$


$$V_{DS} < V_T \rightarrow \text{triode}$$

$$V_{GS} > V_T \rightarrow \text{not cutoff}$$

$$V_{DS} > V_T \rightarrow \text{cutoff}$$

Source and Drain Convention

- NMOS: source is terminal at lower voltage (compared to Drain)
- PMOS: source is terminal at higher voltage

MOSFET Operating Regions

- channel inversion if  $V > V_t$  threshold voltage
- do we have channel inversion?



at Source      at Drain

Cutoff:      No  $\rightarrow V_{GS} < V_t$       No  $\rightarrow V_{GD} < V_t$

Triode:      Yes  $\rightarrow V_{GS} > V_t$       Yes  $\rightarrow V_{GD} > V_t$



Saturation:    Yes  $\rightarrow V_{GS} > V_t$       No  $\rightarrow V_{GD} \ll V_t$

channel is  
pinched off



increasing  $V_D$  means decreasing  $V_{GD}$


triode  
region

Week 5: Lecture 3

the electrons  
wake up here to  
begin with due  
to the plate voltage  $V_S$

With the normal diode, electrons  
on bottom have a hard time  
going up... but in this case,  
the electrons are already at the  
top, so they easily fall down

$V_{DS} < V_t$ : cutoff

NMOS Voltage level Diagram

## Triode Region Equation

$$i_D = \mu_n C_{ox} \left( \frac{w}{L} \right) \left[ (V_{AS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$\mu_n$ : electron speed/mobility per electric field

$$\mu_n = \frac{\text{speed}}{\text{electric field}} [=] \frac{m/s}{V/m}$$

$V_t$ : threshold voltage

$C_{ox}$ : gate capacitance per unit area

$$C_{ox} = \frac{C_{ox}}{t_{ox}} \left[ \begin{array}{l} \text{relative permittivity of SiO}_2 \\ \text{gate oxide thickness} \end{array} \right]$$



$$i_D = C_{ox} (w \times L) \left[ V_{AS} - V_t - \frac{V_{DS}}{2} \right] \mu_n \cdot \frac{V_{DS}}{L} \cdot \frac{1}{L}$$

$C$ : "capacitor voltage"  
effective voltage,  $V$


charge  $Q$

$$i_D = Q \cdot \frac{1}{S}$$

coulombs per second  $\equiv$  current

$$\frac{1}{\text{time}} [=] \frac{1}{\text{s}}$$

mobility  $\left[ \frac{V}{m} \right]$   
length  $\frac{1}{m}$   
electric field  
speed (m/s)



$$\frac{1}{\text{time}} [=] \frac{1}{\text{s}}$$


$\rightarrow$  electron flow

for small  $V_{DS}$ , we can ignore the squared  $V_{DS}$  term

$$i_D = \underbrace{\mu_n C_{ox} \left( \frac{w}{L} \right)}_{K_n} \underbrace{\left[ (V_{AS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]}_{V_{DS} \cdot V_{DS}} \underbrace{V_{DS}}_{V_{DS}} \quad \text{ignore if } \frac{V_{DS}^2}{2} \ll V_{DS}$$

$$i_D \approx K_n V_{DS} V_{DS}$$

$i_D \propto V_{DS}$   
just described a resistor





At the boundary between triode and saturation:  $V_{DS} = V_{DS}$

when  $V_{DS} = V_{DS}$

$$i_D = K_n \left( V_{DS} V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$= K_n \left( V_{DS}^2 - \frac{V_{DS}^2}{2} \right)$$

$$= \frac{1}{2} K_n V_{DS}^2$$




$$r = \frac{1}{K_n (V_{AS} - V_t)}$$

$$\text{slope} = \frac{1}{r_{DS}}$$

## Tutorial 4

### Problem 1



M<sub>1</sub>: NMOS cutoff

$$V_{GS} = 5 - 5 = 0 < V_t = 1$$

M<sub>2</sub>: NMOS triode

$$V_{GS} = 5 - 0 = 5 > V_t, \text{ not cutoff}$$

$$V_{GD} = 5 - 0 = 5 > |V_t|, \text{ triode}$$

M<sub>3</sub>: PMOS triode


$$V_{GS} = 5 - 0 = 5 > |V_t|, \text{ not cutoff}$$

$$V_{DS} = 5 - 0 = 5 > |V_t|, \text{ triode}$$

M<sub>4</sub>: PMOS cutoff

$$V_{GS} = 5 - 5 = 0 < |V_t|, \text{ cutoff}$$

### Problem 2



Q<sub>1</sub>: PMOS, triode

$$V_{GS} = 5 - 2 = 3 > V_t, \text{ not cutoff}$$

$$V_{DA} = 4 - 2 = 2 > V_t, \text{ triode}$$

Q<sub>2</sub>: PMOS, saturation

$$V_{GS} = 4 - 2 = 2 > V_t, \text{ not cutoff}$$

$$V_{DS} = 2 - 2 = 0 < V_t, \text{ saturation}$$

Q<sub>3</sub>: NMOS, saturation

$$V_{GS} = 2 - 0 = 2 > V_t, \text{ not cutoff}$$

$$V_{GD} = 2 - 2 = 0 < V_t, \text{ saturation}$$

## Week 6: Lecture 1

Oct 8, 2024

### Saturation Region

pinchoff state,  $V_{DS} = V_{OV}$

$$i_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{tN})^2 [1 + 2V_{DS}]$$

Voltage-controlled current source

$$\begin{aligned} i_D &= \frac{1}{2} \mu_n (V_{GS} - V_t)^2 \Rightarrow i_D = f(V_{GS}) \\ &= \frac{1}{2} \mu_n (V_{GS} - V_t)^2 \end{aligned}$$

Saturation


### Modeling MOSFET

- 1) cutoff  $\rightarrow$  open circuit
- 2) triode  $\rightarrow$  resistor (V<sub>GS</sub>-controlled)
- 3) saturation  $\rightarrow$  current source (V<sub>GS</sub>-controlled)

### Channel-length Modulation

$$\text{slope} = \frac{1}{L}$$

$$\frac{dy}{dx} = i_D' \frac{1}{L}$$



$$i_D = \frac{1}{2} \mu_n (V_{GS} - V_t)^2 [1 + 2V_{DS}]$$


$$V_{OV} = (V_{GS} - V_t)$$

## Tutorial 4

$$i_D = \frac{1}{2} k_n (V_{GS} - V_T)^2 [1 + 2V_{DS}]$$

$i_D'$  = drain current without channel length modulation

$$= i_D' + i_D' \frac{2V_{DS}}{V_{DS}}$$



$$r_o = \frac{1}{i_D' 2}$$

output resistance  
in saturation

### NMOS Summary

In cutoff region:  $I_D = 0 \leftarrow (V_{GS} < V_T)$


In triode region:  $I_D = \mu n C_{ox} \frac{W}{L} \left( V_{GS} V_{DS} - \frac{1}{2} V_{DS}^2 \right) \leftarrow \begin{cases} V_{GS} > V_T \\ V_{GD} > V_E \end{cases}$

In saturation region:  $I_D = \frac{1}{2} \mu n C_{ox} \frac{W}{L} V_{GS}^2 \leftarrow (V_{GS} > V_T, V_{GD} \ll V_T)$

$$\text{For small } V_{DS}, (V_{DS} \ll 2V_{GS}) \rightarrow R_{on} = \frac{1}{\mu n C_{ox} \frac{W}{L} V_{GS}}$$

### Problem 3

Find  $V_G$  for  $V_o = -4.5 \text{ [V]}$ ,  $M_1$  in triode,



$M_1$ : NMOS, triode

$$V_{GS} > V_T = 0.4$$

$$V_{GD} > V_E = 0.4 \equiv V_{DS} < V_{GS}$$

$$V_{DD} = 5 \text{ V} \quad \mu n C_{ox} = \frac{50 \text{ nA}}{\text{V}^2}$$

$$V_{GS} = 5 \text{ V}$$

$$R_D = 2 \text{ k}\Omega \quad \frac{W}{L} = \frac{20}{0.5}$$

$$V_E = 0.4 \quad z = 0$$

$$V_{DS} = -4.5 - (-5) = \frac{1}{2} \text{ V}$$

$$10 < V_{GS}$$

$$10 < V_{GS} - V_T$$

$$10 - 0.4 < V_{GS}$$

$$V_{GS} > 10 - 0.4$$

$$i_D = \mu n C_{ox} \frac{W}{L} \left( (V_{GS} - V_T)V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$i_D = \frac{5 - (-4.5)}{2k} = 4.75 \text{ mA}$$

$$i_D = \mu n C_{ox} \frac{W}{L} \left( V_{GS} V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$V_{GS} V_{DS} - \frac{V_{DS}^2}{2} = \frac{i_D L}{\mu n C_{ox} W}$$

$$V_G = 0.4 \text{ V}$$

$$V_{GS} = \left( \frac{i_D L}{\mu n C_{ox} W} + \frac{V_{DS}^2}{2} \right) \left( \frac{1}{V_{DS}} \right)$$

$$V_{GS} = V_{GS} - V_T \\ = V_G - V_S - V_T$$

Check

$$V_{GS} = 0.4 - (-5) = 5.4 > V_T$$


not cutoff ✓

$$\therefore V_G = \left( \frac{i_D L}{\mu n C_{ox} W} + \frac{V_{DS}^2}{2} \right) \left( \frac{1}{V_{DS}} \right) + V_S + V_T$$

$$V_G = \left( \frac{(4.75 \text{ mA})(0.5)}{(50 \times 10^{-6})(20)} + \frac{(0.5)^2}{2} \right) \left( \frac{1}{(0.5)} \right) + (-5) + (0.4)$$

$$V_{GD} = 0.4 - (-4.5) = 4.9 > V_T$$

triode ✓

Analysis MOSFET DC

- electron mobility is 2-3 higher than hole mobility  
(holes move slower)
- treat electrons as positively charged things for PMOS

Rules for CKT Analysis


1) Rules for the CKT themselves (KVL, KCL)

2) Rules for CKT elements

LD resistors:  $V = IR$

LD diodes  $\begin{cases} \text{ideal} \\ \text{CVD} \\ \text{exponential} \end{cases}$

LD MOSFETS  $\begin{cases} \text{cutoff} \\ \text{triode} \\ \text{saturation} \end{cases}$




Ex 1 Find output  $V$  when input is 0V, 2V, 5V

$$\text{Assume: } k_n = n \mu_Cox \left( \frac{W}{L} \right) = 1$$


$$V_T = 1V$$

$$\beta = 0$$

$$V_{DD} = 5V$$




$$\text{Case 1: } V_{GS} = 0V, V_O = 5V$$



1) Assume  
 $V_{GS} = 0V$ , no current

$V_{GS} = 0V$ , cutoff


2) Analyze



no current, so  $V_O = 5V$

pullup resistor, since  
output gets "pulled"  
up to 5V when  
switch is OFF

3) Verify




$V_{GS} = 0V < V_T$ , cutoff

no current

✓ Verified

Case 2:  $V_i = 2V$



1) Assume

we know  $V_{ds} = 2 > V_t$ , so no cutoff

$I_D = 0$ , which means in saturation, it acts as a perfect current source (only depend on  $V_{ds}$ )


Since you can't choose b.w.n triode /saturation, choose saturation

2) Analyze

$$I_D = \frac{1}{2} k_n (V_{ds} - V_t)^2 \quad \begin{matrix} I_D = 0, \text{ so no} \\ I_D \text{ component} \end{matrix}$$


$$V_R = (5V)(0.5mA) = 2.5V$$

$$\therefore V_o = 5 - 2.5 = 2.5 [V]$$



3) Verify

$V_{ds} = 2 > V_t$ , not cutoff ✓



$$V_{DS} = 2.5 - 0 = 2.5$$


$$V_{ov} = 2V - 1V = 1V$$

$$\text{since } V_{DS} = 2.5 > V_{ov} = 1V$$

Saturation mode ✓

assumption verified

Case 3:  $V_i = 5V$



1) Assume

Since  $V_{ov} = 5 - 1 = 4V$ , we are really driving the voltage

- assume saturation — easy

$$I_D = \frac{1}{2} k_n V_{ov}^2$$

$$= \frac{1}{2} (1)(4)^2$$

$$= 8 \text{ mA}$$


$$V_R = (5V)(8mA) = 40V$$

$$\therefore V_o = 5 - V_R = 5 - 40 = -35V$$

doesn't make sense, since you can't generate -35V with 1 pos source all at once

3) Verify

"Something is wrong"




not in saturation

1) Assume in triode, since it's ON and not saturation (only option)

2) Analyze

$$I_D = k_n (V_{ov} V_{DS} - \frac{V_{DS}^2}{2}) \quad \begin{matrix} \text{the parabolic component} \\ \text{from MOSFET} \end{matrix}$$



$$I_D = (1)(4)V_o - \frac{V_o^2}{2} \quad \begin{matrix} \text{equation 1} \end{matrix}$$

$$V_o = V_{DD} - V_R$$

$$V_o = V_{DD} - I_D R_D$$

$$V_o = 5 - (4V_o - \frac{V_o^2}{2})(5k)$$





the linear component

$$V_{DS} = V_o \quad \begin{matrix} \text{equation 2} \\ \text{from KVL} \end{matrix}$$





solving:  $V_o = 8.15 \text{ V or } 0.245 \text{ V}$   
Wrong, since that's greater than 5V  
Correct


Intro. to BJT's

bipolar junction transistor

StructureOperating Regions

	<u>EBJ</u>	<u>CBJ</u>
Cutoff	REV	REV
Active	FWD	REV
Saturation	FWD	FWD
reverse-active region	REV	FWD

REU vs FWDActive Region

Preparation Exercise



$$1) \quad V = IR \rightarrow I = \frac{V}{R} \rightarrow I = \frac{5 - 1.6}{R_1} \quad \left. \begin{array}{l} \text{we want this to} \\ \text{be a few mA,} \\ \text{so we choose } R_1 \text{ to} \\ \text{be some } k\Omega \end{array} \right\}$$

KVL:  $V_{LED} + V_R = V_{CC}$

$1.6 + IR_1 = 5$

Let  $R_1 = 1k\Omega \Rightarrow I = \frac{5 - 1.6}{1k} = 3.4 \text{ mA}$

$$2) \quad \text{Let } R_2 = 100 \text{ k}\Omega$$

Final design

BJT parameters: (Active):

you can model the collector as a dependent current src that depends on the emitter current

It returns 99% of the emitter current

$$i_C = \underbrace{\alpha I_{SE}}_{I_S \leftarrow \text{"scale" or "saturation current"}} e^{\frac{VBE}{V_T}}$$

$$i_C = I_{SE} e^{\frac{VBE}{V_T}} \quad V_{BE} \approx 0.7 \text{ V when BJT active}$$

$$\alpha = \frac{i_C}{i_E} = \frac{\beta}{\beta + 1}$$

$$\beta = \frac{i_C}{i_B} = \frac{\alpha}{1 - \alpha}$$

"current gain" 100


## Lab3

Oct 15, 2024

E1)  $1k \rightarrow$  brown black red gold (pick  $270\Omega$   $\rightarrow$  red violet  
 $100k \rightarrow$  brown black yellow gold brown gold)

1) light is passed  $V_{out} = 4.23 [V]$  /  $V_{out} = 2.56 [V]$   
 2) light is blocked  $V_{out} =$  /  $V_{out} = 4.55 [V]$


E2)  $100\Omega \rightarrow$  brown black brown gold



$$\begin{array}{|c|c|} \hline & 6 \\ \hline 1 & 8 \\ \hline 2 & 7 \\ \hline 3 & 6 \\ \hline 4 & 5 \\ \hline \end{array}$$

$V_{out}$  {  $\underline{\underline{4.55}}$ ,  $\underline{\underline{2.56}}$ , }  
 $V_{ref} = 2.56$


$10k \rightarrow$  brown black orange gold  $V = IR$




$$3 + V_R = 5$$

$$3 + IR = 5$$

$$R = \frac{5-3}{I} = \frac{5-3}{0.1} = 20\Omega$$




E2)



$V_{ref} = 3V, 4.8V$

(E3)

distance:




## Tutorial 5

### Problem 1

$$MnCox = 100 \text{ [mA/V}^2\text{]} \quad V_t = 0.5 \text{ V}$$

$$W = 5 \text{ } \mu\text{m}, L = 0.18 \text{ } \mu\text{m}, Z = 0$$



We note that this is an NMOS and we don't know  $V_{GS}$ . We do KVL along left loop to get 2 terms with  $V_{GS}$

$$\text{KVL: } ID(200) + V_{GS} + ID(1k) = 1.8 \quad \text{(I)}$$

We skip 20k resistor since no current flows thru that branch  
We note  $V_{DS} = 0$ , so  $V_{GS} = V_{AD}$ , and we note that  $V_A = V_D$   
so  $V_{AD} = 0 < V_t$ , meaning we assume Saturation region

$$i_D = I_D = \frac{1}{2} MnCox \left(\frac{W}{L}\right) (V_{GS} - V_t)^2 \left[1 + \frac{2V_{DS}}{V_{GS}}\right]^0$$

$$I_D = \frac{1}{2} (100 \times 10^{-6}) \left(\frac{5 \times 10^{-6}}{0.18 \times 10^{-6}}\right) (V_{GS}^2 - 2V_{GS}(0.5) + (0.5)^2)$$

$$= \frac{1}{720} (V_{GS}^2 - V_{GS} + \frac{1}{4}) = \frac{1}{720} V_{GS}^2 - \frac{V_{GS}}{720} + \frac{1}{2880} \quad \text{(II)}$$

$$\textcircled{1} \quad 200 I_D + 1k I_D = 1.8 - V_{GS}$$

$$1200 I_D = 1.8 - V_{GS}$$

$$I_D = \frac{3}{2000} - \frac{1}{1200} V_{GS}$$

$$\textcircled{1} = \textcircled{II}: \frac{3}{2000} - \frac{1}{1200} V_{GS} = \frac{1}{720} V_{GS}^2 - \frac{V_{GS}}{720} + \frac{1}{2880}$$

$$\frac{1}{720} V_{GS}^2 - \frac{1}{1800} V_{GS} - \frac{83}{72000} = 0$$

$$V_{GS} = 1.133 \text{ V} \quad | \text{ since sat: } V_{GS} = 1.13 > 0.5, V_{AD} = 0 < 0.5$$


$$V_{GS} = -0.733$$

$$\therefore I_D = 5.56 \times 10^{-4} \text{ [A]}$$


## Week 7: Lecture 2

Oct 16, 2024

### Saturation Region BJT's



this electric field comes from our external voltage that forward biases our CBJ




With collector-base junction

(CBJ) FWD biased, collector efficiency drops

$$\beta = \frac{I_C}{I_B} \approx 100$$


$$i_E = i_C + i_B$$

99% 1% in Active Region




$$i_E = i_C \downarrow + i_B \uparrow$$

in Saturation Region



condition used to verify BJT region

Model in Sat


$$V_{CE} = 0.7 - 0.5$$

$$V_{CE} = 0.2$$

The PNP BJT



treat electrons in npn scenario as holes in pnp case

model for BJT in saturation region is like 2 U.S.'s connected



Operation in Active:  $i_c = I_s e^{V_{BE}/V_T}$

Finite output resistance (Early Effect) Early Voltage,  $V_A$  [V]



$$i_c = I_s e^{V_{BE}/V_T} \left[ 1 + \frac{V_{CE}}{V_A} \right]$$

$i_c'$  (without early effect)


$$= i_c' + \frac{i_c'}{V_A} \cdot V_{CE}$$

$$\frac{1}{r_o}$$

$$r_o = \frac{V_A}{i_c'}$$



output resistance

Model Early Effect




- (Active)
- (no early effect)

## Verifying Operating Regions BJT's (rpn)




## BJT Analysis Example



Case 1:  $V_B = 0$


- 1) assume cutoff
- 2) pullup



$$V_C = 10V$$

$$V_E = 0V$$

3) Verify



$$V_{RE} = 0 < 0.4$$

$$V_{BC} = 0 - 10 < 0.4$$

✓ EBJ Rev

✓ CBJ Rev

## Tutorial 5 (MOSFET DC)

Oct 20, 2024

### Problem 2

$|V_T| = 0.5 \text{ V}$ , design  $R_1$  s.t. PMOS in boundary

bet/n triode and saturation.  $\therefore V_{GD} = V_{GS}$

$$V_{GD} = V_{GS} - |V_T|$$

We know  $V_G = 0$ ,  $V_S = 2$ ,  $V_D = V_2$

$$V_S - V_D = V_S - V_G - V_T$$

$$2 - V_2 = 2 - 0 - 0.5$$

$$V_2 = 2 - 2 + 0.5 = 0.5 = V_D$$

$$V = IR$$

$$R_1 = \frac{V}{I} = \frac{V_2 - (-5)}{1 \text{ mA}} = \frac{0.5 + 5}{1 \text{ mA}} = 5.5 \text{ k}\Omega$$

$$\therefore R_1 = 5.5 \text{ k}\Omega \quad \checkmark$$

### Problem 3


$Q_1 = Q_2$  except  $W_1, W_2$

$V_T = 0.5$ ,  $k'_n = 0.4 \text{ mA/V}^2$


$L_1 = L_2 = 0.36 \mu\text{m}$ ,  $W_1 = 1.44 \mu\text{m}$

$Z = 0$

$R = ?$  for  $(Q_1) i_D = 50 \text{ mA}$



a)



• NMOS, not cutoff

•  $V_S = 0 \Rightarrow V_{GD} = 0 < V_T$ , so saturation

$$i_D = \frac{1}{2} M n_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2 \left[ 1 + \frac{1}{k' n} V_{DS} \right]$$

$k' n$   
 $V_h - V_b$   
 $V_a - 0 = V_a$

MOSFET:  $i_D = \frac{1}{2} k'n \left( \frac{W}{L} \right) (V_G - V_T)^2 \quad \textcircled{I}$

$$V_D = V_G$$

$$V_{DS} = V_D - V_S \\ = V_D - 0 = V_D$$

$$\checkmark \boxed{\therefore R_1 = 21 [\text{k}\Omega]}$$

this would put us in cutoff  
↓

$$\text{KVL: } 1.8 = i_D R + V_{DS} \quad \text{KVL}$$

$$1.8 = i_D R + V_G \quad \text{II}$$


$$\textcircled{I} \quad i_D = \frac{1}{2} k'n \left( \frac{W}{L} \right) (V_G^2 - 2V_G V_T + V_T^2)$$

$$\frac{2i_D L}{k'n W} = V_G^2 - 2V_G V_T + V_T^2$$

$$0 = V_G^2 - 2V_T V_G + V_T^2 - \frac{2i_D L}{k'n W}$$

$$0 = V_G^2 - V_G + \frac{3}{16} \rightarrow \boxed{V_G = 0.75}, V_G = 0.25$$

$$\textcircled{II} \quad R = \frac{1.8 - V_G}{i_D} = \frac{1.8 - 0.75 \text{ [U]}}{50 \text{ mA}} = 21000 \approx 21 \text{ [k}\Omega\text{]}$$



$$i_D = 0.5 \text{ mA}, V_{GD} = V_T = 0.5 \text{ or } V_{DS} = V_{GS} - V_T$$

and since  $V_S = 0$ , we have:  $V_D = V_G - V_T$

$$\text{and from part a) } V_G = 0.75 \Rightarrow V_D = 0.75 - 0.5 \\ V_D = 0.25 \text{ [U]}$$

$$\text{KVL: } 1.8 = R_2 i_D + V_{DS}$$

$$R_2 = \frac{1.8 - V_D - V_S}{i_D} = \frac{1.8 - 0.25}{0.5 \text{ mA}} = \boxed{3.1 \text{ [k}\Omega\text{]}}$$

choose saturation eqn

$$i_D = \frac{1}{2} k'n \frac{W_2}{L_2} (V_{GS} - V_T)^2$$

$$\checkmark \boxed{\therefore R_2 = 3.1 \text{ k}\Omega}$$

$$W_2 = 14.4 \mu\text{m}$$


$$W_2 = \frac{2L_2 i_D}{k'n (V_G - V_T)^2} = 1.44 \times 10^{-5} \text{ m} \\ = 14.4 \times 10^{-6} \text{ m}$$

## Tutorial 6 (MOSFET DC)

Oct 20, 2024

### Problem 1

a) Assume no channel length modulation



1) Voltage division  $\Rightarrow V_{G1}$

$$V_{G1} = 10 \left( \frac{65k}{35k+65k} \right) = 6.5V = V_{G1}$$

2) Q<sub>1</sub> is PMOS, assume saturation

$$i_{D1} = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{SG1} - V_t)^2 \quad \textcircled{I}$$

$$\text{KVL: } V_{G1} + V_{SG1} + 10k(i_{D1}) = 10$$

$$\textcircled{I} \quad i_{D1} = \frac{1}{2} (0.1 \times 10^{-3}) \left( \frac{20}{0.5} \right) (V_{SG1}^2 - 2V_t V_{SG1} + V_t^2)$$

$$i_{D1} = \frac{1}{500} V_{SG1}^2 - \frac{2(1.2)}{500} V_{SG1} + \frac{(1.2)^2}{500}$$

$$\textcircled{II} \quad V_{G1} + V_{SG1} + 10k i_{D1} = 10$$

$$i_{D1} = \frac{10 - V_{G1} - V_{SG1}}{10k} = \frac{10}{10k} - \frac{6.5}{10k} - \frac{1}{10k} V_{SG1}$$

$$\textcircled{I} = \textcircled{II} \quad \frac{1}{1000} - \frac{13}{20000} - \frac{1}{10k} V_{SG1} = \frac{1}{500} V_{SG1}^2 - \frac{3}{625} V_{SG1} + \frac{9}{3125}$$

$$0 = \frac{1}{500} V_{SG1}^2 - \frac{47}{10000} V_{SG1} + \frac{253}{100000}$$

$$V_{SG1} = 1.51503V, V_{SG1} = 0.834 \leftarrow \text{puts us in cutoff}$$

$$V_{SG1} = V_s - V_{G1}$$


$$V_s = V_{SG1} + V_g = 1.515 + 6.5 = 8.015V = V_s$$

$$i_D = \frac{10}{10k} - \frac{6.5}{10k} - \frac{1}{10k} (1.51503) = 1.98 \times 10^{-4} A = 0.198mA$$

$$\therefore V_{G1} = 8.015V, V_{G1} = 6.5V, i_{D1} = 0.198mA \quad \boxed{\therefore V_{D1} = 1.98V}$$

$$V_{D1} = 10k i_{D1} = 10k (1.98 \times 10^{-4}) = 1.98V$$

3) Q<sub>2</sub> NMOS, assume saturation



$$V_{G1} = V_{D1} = 1.98V, V_s = 0 \rightarrow V_{GS2} = 1.98V$$

$$i_{D2} = \frac{1}{2} (\mu_n C_{ox}) \frac{W}{L} (V_{GS2} - V_t)^2$$

$$= \frac{1}{2} (0.25 \times 10^{-3}) \left( \frac{10}{0.5} \right) (1.98 - 1)^2$$

$$= 2.401 \times 10^{-3} = 2.4mA$$


$$\Rightarrow \text{Ohm's Law: } i_{D2} = \frac{10 - V_{D2}}{2.4k}$$

$$V_{D2} = 10 - 2.4k (2.4mA) = 4.24V$$

$$\therefore i_{D2} = 2.4mA$$

$$V_{D2} = 4.24V$$

b) Assume CW for Q<sub>2</sub>:



$$i_D = i'_D + \frac{V_{DS}}{R_o}$$

$$R_o = \frac{1}{i'_D} = \frac{1}{(2.4mA)(0.02)}$$


$$R_o = 20833 \Omega = 20.8k\Omega$$

$$\therefore i_D = (2.4mA) + \frac{V_{DS}}{20.8k\Omega} \quad \textcircled{I}$$

$$\textcircled{II} \quad i_D = \frac{10 - V_D}{2.4k}$$

### Problem 2

a)



$$1) \text{ KCL: } \frac{5 - V_G}{3.5M} = \frac{V_G - (-5)}{6.5M} \Rightarrow \frac{5}{3.5M} - \frac{V_G}{3.5M} = \frac{V_G + 5}{6.5M}$$

$$-\frac{V_G}{3.5M} - \frac{V_G}{6.5M} = \frac{5}{6.5M} - \frac{5}{3.5M} \Rightarrow V_G = \frac{5/6.5M - 5/3.5M}{-1/3.5M - 1/6.5M}$$

$$2) \text{ Assume saturation (NMOS), } V_{G1} = 1.5 \text{ V}$$

$$i_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{G1S} - V_t)^2$$

$$i_D = \frac{1}{750} (V_G - V_S - V_t)^2$$

$$i_D = \frac{1}{750} (1.5 - V_S - 0.5)^2 = \frac{1}{750} (1 - V_S)^2$$

$$i_D = \frac{1}{750} (1^2 - 2(1)V_S + V_S^2)$$

$$3) \text{ do Ohm's law: } i_D = \frac{V_S - (-5)}{1.5k} = \frac{-0.5 + 5}{1.5k} = 3 \text{ mA}$$

$$4) \text{ equate 2) and 3) } \frac{V_S + 5}{1.5k} = \frac{1}{750} (1 - 2V_S + V_S^2)$$

$$V_S + 5 = 2(1 - 2V_S + V_S^2)$$

$$V_S + 5 = 2 - 4V_S + 2V_S^2$$

$$0 = 2V_S^2 - 5V_S - 3$$

$$V_S = 3 \quad V_S = -0.5$$

$$5) \text{ Ohm's law}$$

$$V_{GS1} = 1.5 - 3 = -1.5$$

$$V_{GS2} = 1.5 - (-0.5) = 2$$

$$i_D = \frac{5 - V_D}{1.3k}$$

$$V_D = 5 - 1.3k(3 \text{ mA}) = 1.1 \text{ V} = V_D$$

$$V_{GD} = 1.5 - 1.1 = 0.4 < V_t$$

$\therefore$  Yes saturation,  $V_G = 1.5 \text{ V}$ ,  $V_S = -0.5 \text{ V}$ ,  $V_D = 1.1 \text{ V}$

b)

We know by default our absolute bounds for  $V_{out}$  are the  $V_{DD}$  and  $-V_{SS} \Rightarrow -5 \leq V_{out} \leq 5 \text{ (I)}$ . Then we find range to keep MOSFET in saturation.

$$V_{GD} \leq V_t \rightarrow 1.5 - 0.5 \leq V_{out}$$

$$V_G - V_D \leq 0.5$$

$$1.5 - V_{out} \leq 0.5$$


Taking intersection of (I) and (II) we get:  $1 \leq V_{out} \leq 5$

c)

Centre of output voltage is  $\frac{5+1}{2} = \frac{6}{2} = 3 \text{ V}$


$$V_{out} = 3 \text{ V} = V_D$$

$$\Rightarrow i_D = \frac{5 - V_D}{R_D} \Rightarrow R_D = \frac{5 - 3}{3 \text{ mA}} = 666.67 \Omega = R_D$$

Case 2:  $V_B = 4V$ 

- 1) Assume ACTIVE
- 2). You know  $V_E$  is 0.7 lower than  $V_B$ 
  - $i_E = \frac{3.3 - 0}{3.3k} = 1mA$
  - $i_C = \alpha I_E = (0.99)(1mA) = 0.99mA$


$$\begin{aligned} i_C &= \frac{10 - V_C}{4.7k} \\ \alpha &= \frac{\beta}{\beta+1} = \frac{100}{101} = 0.99 \\ (0.99mA)(4.7k) &= 10 - V_C \Rightarrow V_C = 10 - (0.99 \times 4.7) = 5.3V \\ 3) \text{ Verify that } V_{CE} > 0.3 &\Rightarrow 5.3 - 3.3 = 2 > 0.3 \checkmark \end{aligned}$$

Case 3:  $V_B = 6V$ 


- 1) Assume Saturation
- 2)  $V_{BE} = 0.7, V_{EC} = 0.2$
- $i_E = \frac{5.3 - 0}{3.3k} = 1.6mA$
- $i_C = \frac{10 - 5.5}{4.7k} = 0.96mA$
- $i_E = i_B + i_C \Rightarrow i_B = 0.64mA$

3) Verify  $\beta_{\text{forced}} < \beta_{\text{active}}$


$$\beta_{\text{forced}} = \frac{i_C}{i_B} = \frac{0.96}{0.64} = 1.5 < 100 \checkmark$$

Ex 2: npn + pnp

$\beta = 100$  for both



Focus on  $Q_1$



$$② i_E = \frac{V_B - 0.7}{3k} \quad \therefore i_B = \frac{i_E}{\beta+1}$$


$$\frac{15 - V_B}{100k} = \frac{V_B}{50k} + \frac{1}{\beta+1} \times \frac{V_B - 0.7}{3k}$$

$$\left\{ \begin{array}{l} V_B = 4.57 \\ i_E = i_C + i_B \\ 1.29 = 1.28 + 0.01 \text{ [mA]} \end{array} \right.$$

$$i_E = i_C + i_B$$

$$= \beta i_B + i_B$$

$$= (\beta+1) i_B$$


Focus on Q<sub>2</sub>1) Assume Q<sub>1</sub> Active, Q<sub>2</sub> Active2) Analyze e { unknowns:  $V_{B2}$ ,  $i_{B2}$ KCL @ base of Q<sub>2</sub>

$$\frac{15 - V_{B2}}{5\text{k}} + i_{B2} = 1.28 \text{ mA} \quad (1)$$

$$\text{but } i_{E2} = \frac{15 - (V_{B2} + 0.7)}{2\text{k}} \Rightarrow (B+1)i_{B2} = \frac{15 - (V_{B2} + 0.7)}{2\text{k}} \quad (11)$$


Using (1) and (11):  $V_{B2} = 8.74 \text{ V}$ ,  $i_{E2} = 2.9 \text{ mA}$  $i_{C2} = \alpha i_{E2} = 2.8 \text{ mA}$  find  $i_{C2}$ ,  $V_{E2}$ ,  $V_{C2}$  from above

Verify




## Small Signal Transistors


BJT in ACTIVE (npn)

(focused on  $i_E$ )

T-model




$$i_C = \alpha i_E$$

hybrid  
pi model


$$r_{\pi} = \frac{V_T}{i_B} = (\beta + 1)r_e$$

Parameters



## Transistor Small Signal Models (Wang Notes)

### MOSFET






$$g_m = \frac{i_D}{v_{gs}} \Rightarrow i_D = g_m v_{gs}$$

$$g_m = \frac{di_D}{dv_{gs}}|_Q = \frac{d}{dV_{gs}} \left[ \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2 \right] |_Q$$

$$= k_n (V_{gs} - V_t)|_Q$$


$$= k_n V_{ov}$$

$$g_m = k_n V_{ov} = \sqrt{2k_n I_D}$$



### Large Signal Operation

$$\sin \theta \approx \sin(\theta) = \theta$$



### MOSFET in Saturation

$$i_D = \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2$$

$$= \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} + v_{in} - V_t)^2$$

$$\Rightarrow i_D = \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} + v_{in} - V_t)^2$$

DC bias AC signal

$$= \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2 \left[ 1 + \frac{v_{in} - V_t}{V_{gs} - V_t} \right]^2$$

$$= \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2 [1 + \epsilon]^2$$

$$= \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2 [1 + 2\epsilon + \epsilon^2]$$

drop the  $\epsilon^2$  term

$$\approx \frac{1}{2} \mu_n C_o x \frac{w}{L} (V_{gs} - V_t)^2 [1 + 2\epsilon]$$



$$\approx I_D \left[ 1 + 2 \frac{v_{in} - V_t}{V_{gs} - V_t} \right]$$

$$i_D \approx I_D + \frac{2 I_D}{V_{gs} - V_t} v_{in}$$

total DC bias transconductance  $g_m$

$$f = 100\text{Hz} \Rightarrow T = 0.01\text{s} = \text{period}$$


$$\text{Duty Cycle} = \frac{T_{on}}{\text{period}} \Rightarrow T_{on} = (50\%) (0.01\text{s}) = 5\text{ms}$$




b) When BJT is on,  $V_{\text{collector}} \approx 0$

$$\Rightarrow i_C \approx 264 \text{ mA} \quad \beta_{\text{forced}} = \frac{i_C}{i_B} = \frac{264 \text{ mA}}{5.98 \text{ mA}} = 44.15$$

$\beta_{\text{active}} = 50$ , so since  $\beta_{\text{forced}} = 44.15 < \beta_{\text{active}} = 50$  ∴ Saturation



$V_C$  varies from 236 mV to 5V




$$V_{av} = \frac{[5 - 236\text{mV}] + [5 - 5]}{2}$$

$$V_{av} = 2.382 \text{ V}$$


Since  $V_{av} = 2.38 \text{ V}$ , motor speed  $\approx 1000 \text{ rpm}$

900 -


$$T_{on} = (75\%) (0.01\text{s}) = 7.5\text{ms} = 0.0075\text{s}$$



When  $Q_2$  is ON  
 $\Rightarrow i_B = 5.95 \text{ mA}$   
 $\Rightarrow i_C = -264 \text{ mA}$



b)  $V_C$  varies from 4.767 V to 781.8 mV




$$\therefore V_{av} = \frac{3(4.767) + 1(781.8\text{mV})}{4} = 3.771 \text{ V}$$

Since  $V_{av} = 3.77 \text{ V}$ , motor speed  $\approx 1500 \text{ rpm}$

## Transistor Small Signal Models

### The MOSFET Case



$$i_D = \frac{1}{2} k_n (V_{DS}^2 + 2V_{DS}V_{GS} + V_{GS}^2)$$

$$= \frac{1}{2} k_n V_{DS}^2 + k_n V_{DS} V_{GS} + \frac{1}{2} k_n V_{GS}^2$$

$i_D$        $i_D$

$$\bar{i}_D = k_n V_{DS} V_{GS} + \frac{1}{2} k_n V_{GS}^2$$

linear

if  $|2V_{DS}| \gg |V_{GS}|$  ← small signal condition

Pick Q-Point in Saturation

$$i_D = \frac{1}{2} k_n (V_{GS} + V_{DS} - V_T)^2$$


$V_{DS}$

$$i_D = \frac{1}{2} k_n (V_{GS} + V_{DS})^2$$

$\bar{i}_D \approx k_n V_{DS} V_{GS}$  ← transconductance  
slope

$$gm = \frac{2i_D}{V_{DS}}$$


### Hybrid- $\pi$ Model



$$r_o = \frac{|V_A|}{I_D}$$


$$V_A = \frac{1}{2}$$

### T-Model



$$V_{GS} = \frac{1}{gm}$$

### The BJT Case




Pick Q-Point in FWD-active

$$\bar{i}_c = I_{se}$$

$$= \frac{I_{se}}{I_c} e^{\frac{V_{BE}}{V_T}}$$

small signal

### Hybrid- $\pi$ Model



$$r_\pi = \frac{B}{gm} = \frac{V_T}{I_B}$$

$$r_o = \frac{|V_A|}{I_C}$$

$$r_e = \frac{\alpha}{gm} = \frac{V_T}{I_E}$$

$$e^{\frac{V_{BE}}{V_T}} \approx 1 + \frac{V_{BE}}{V_T} \text{ if } |V_T| \gg V_{BE}$$

small signal condition

$$\therefore \bar{i}_c = I_c \left( 1 + \frac{V_{BE}}{V_T} \right)$$

$$i_c = I_c + \frac{I_c}{V_T} V_{BE}$$

$$I_c = I_{se} e^{\frac{V_{BE}}{V_T}}$$

slope →  $gm = \frac{I_c}{V_T}$


$$i_B = I_B + \bar{i}_b$$

$$= \frac{I_c}{B} + \frac{1}{B} \frac{I_c}{V_T} V_{BE}$$

$$i_b = \frac{gm}{B} V_{BE}$$

$$r_\pi = \frac{V_{BC}}{i_b} = \frac{B}{gm} = 9 \frac{V_T}{IB}$$

Lab 4



$$V_{in} = 0.945 \text{ [V]}$$


$$I_B = 0.432 \text{ mA}$$

$$P = (0.945 \text{ V})(0.432 \text{ mA}) = 0.41 \text{ mW}$$



$$P = 0.4 \text{ [mW]} \quad (\text{power of } Q_1)$$



$$\% \text{ of total: } \frac{0.4 \text{ [mW]}}{0.643 \text{ W}} \times 100 = 0.0622\% \quad [62\%]$$

$\therefore Q_1$  uses 0.062% of total power





Lab 4




Recall MOSFET ckt

mosfet in saturation  
BJT in Active

digital application: inverter  
analog application: amplifier

A Voltage Amplifier

$$\text{Voltage gain } A_V \equiv \frac{V_{\text{out}}}{V_{\text{in}}}$$

Recall Thevenin



Black Box

source

Linear

Network


Load

Block Box

model ckt based  
on  $R_{IN}$ ,  $R_{OUT}$ ,  $A_V$   
3 parameters


Ideally:  
 $R_{IN} \rightarrow \infty$  (no loading  
of source)

$R_{OUT} \rightarrow 0$  (ideal voltage  
source)



Sample Transistor Ckt for Small-Signal

Transistor Amplifier Configurations

Basic Concept: Finding Output R<sub>out</sub> | Thevenin Review



Apply  $I_{test}$ , measure  $V_{out}$





Finding Input -  $R_{in}$ 

$$R_{in} = \frac{V_{test}}{I_i} \quad \begin{array}{l} \leftarrow \text{Apply} \\ \leftarrow \text{measure} \end{array}$$

Since  $R_{in}$  large, can apply test voltage  $V_{test}$

Gate or  
not be  
output  
Drain can  
not be  
input

test voltage | 3 configs: CS, CG, CD, these "common" grounds. are small signal grounds (meaning at DC it's like connected to DC sources)

Common sourceCommon gateCommon drain

For a transistor MOSFET in sat

- \* Gate cannot be output
- \* Drain cannot be input

## Week 9: Lecture 3

Nov 8, 2024


### Amplifiers Characteristics

#### Common Source Amp:

$$\text{Gain: } A = \frac{V_o}{V_i}$$

T-model

ignore  $r_o \rightarrow \infty$   
(channel length mod.)





$$R_{in} = \infty \quad (i=0)$$

$$\text{Gain} = -g_m (r_o \parallel R_D) \approx -g_m R_D$$

finding  $R_{out}$ : set  $V_{sig} = 0$

$$R_{out} = r_o \parallel R_D \approx R_D$$




for nMOS:  $r_o$  is not

negligible at low frequencies

negligible at high frequencies

#### Common Source Amp w/o $R_s$ | T-model, ignore $r_o$



$$V_{sig} = i \times \left( \frac{1}{g_m} + R_s \right)$$


$$A_{V_o} = \frac{V_{out}}{V_{in}} = \frac{-i R_D}{i \left( \frac{1}{g_m} + R_s \right)} = -\frac{R_D g_m}{1 + g_m R_s}$$

$$\text{Gain} = -g_m R_D \frac{1}{1 + g_m R_s}$$

#### Common Gate Amp | T-model, ignore $r_o$

$$V_{out} = -i R_D$$


$$A_{V_o} = \frac{V_{out}}{V_{in}} = \frac{-i R_D}{-i \left( \frac{1}{g_m} \right)} = g_m R_D$$



$$R_{in} = \frac{1}{g_m}$$

$$R_{out} = R_D \left( 200 V_{in} \right)_{(n)}$$

drain off (n)

Common Drain AmpT-model, no  $r_o$  (ignore)

$$R_{IN} = \infty$$

For  $R_{OUT}$ , zero  $V_{IN}$ 

$$R_{OUT} = 1/gm$$

$$V_{out} = i_R L = \frac{V_{in}}{\frac{1}{gm} + R_L} \times R_L$$

$$\frac{V_{out}}{V_{in}} = \frac{R_L}{\frac{1}{gm} + R_L} \quad (\text{voltage division})$$

$$G_{ain} = \frac{R_L}{\frac{1}{gm} + R_L}$$

Basic MOSFET Amplifier Characteristic Summary

	$R_{IN}$	$G_{ain}$	$R_{OUT}$
Common Source	$\infty$	$-gmR_D$	$R_D$
Common Source w/h $R_S$	$\infty$	$-\frac{gmR_D}{1+gmR_S}$	$R_D$
Common Gate	$\frac{1}{gm}$	$gmR_D$	$R_D$
Source Follower (Common Drain)	$\infty$	1	$\frac{1}{gm}$

Week 10 : Lecture 1


Nov 12, 2024

BJT Versions

- common source (MOSFET)  $\rightarrow$  common emitter (BJT)
- common gate (MOSFET)  $\rightarrow$  common base (BJT)
- common drain (MOSFET)  $\rightarrow$  common collector (BJT)

Resistance Reflection Rule for BJT's

the resistance looking into the base is  $(\beta + 1)$  times the total resistance in the emitter (including  $r_e$ )  $r_e$



$$R_{IN} = (\beta + 1)(r_e + R_E)$$

Common Emitter:

$$R_{IN} = (\beta + 1)r_e [= r_{IC}]$$

Common Emitter with  $R_E$ :

$$R_{IN} = (\beta + 1)(r_e + R_E)$$

Common Base:


$$R_{IN} = r_e = \alpha/gm$$

Emitter Follower:

$$R_{IN} = (\beta + 1)(r_e + R_C)$$

added to increase  $R_{IN}$


## Small Signal Model for pnp BJT




+ basically the same as npn case, except it's  $V_{EB}$ , not  $V_B$

Bishin

- + establishing an operating point Q



you might "clip" your Vout if you go too far and fall into saturation




slope lower at Q<sub>a</sub>, but  
risk of clipping @ top


slope at  $Q_b$  is C-ive,  
so we invert and have  
a gain

slope steeper at  $Q_c$ , so  
we have higher gain

## Biasing Using fixed V<sub>cc</sub> and R<sub>S</sub>



- must have voltage src
- + drain current drops by 75%.




NSOS, P1001

Op-amp of class


NSOS, P1001

Op-amp of class


### Common Source Amplifier




### Common Plate Amplifier



### Common Drain Amplifier



### Common Bias Ckt



### a Discrete Ckt Design


→ Varying discrete components (resistor, capacitor etc...)





### Integrated Ckt Design

→ sizing transistors

→ minimizing use of resistors and capacitors

### Current Mirror





Analyzing Transistor Amplifiers

Ex 1: MOSFET Amplifier : Determine Gain,  $R_{out}$ ,  $R_{in}$

$$\mu_n C_{ox} \left( \frac{W}{L} \right) = 1 \frac{mA}{V^2}, V_T = 1V, \lambda = 0, V_{DD} = 10V, R_D = R_S = 6k\Omega$$

$$R_{G1} = R_{G2} = 10M\Omega, R_{sig} = 1k\Omega, R_L = 10k\Omega, V_{sig} \text{ is } 100mV \text{ (peak) sine wave}$$

Step 1: Find operating point Q (DC Analysis)

1) Assume SATURATION

2) Analyze

$$I_D = \frac{1}{2} \mu_n (V_{GS} - V_T)^2$$

given


$$= \frac{1}{2} (1)(5V - 1V)^2$$

$$I_D = \frac{1}{2} (4 - 6I_D)^2 \Rightarrow \text{Quadratic solving}$$

$$\textcircled{1} V_{DS} = -0.34V \times \quad \textcircled{2} V_{DS} = 2V$$

[V, mA, kΩ]

$$\begin{aligned} \textcircled{1} \quad I_D &= 0.89 \text{ mA} \\ \textcircled{2} \quad I_D &= 0.5 \text{ mA} \end{aligned}$$

Step 2: Derive and Analyze small-signal ckt

$$r_o = \frac{1}{1/I_D} \Rightarrow \infty \text{ since } I_D = 0$$

$$g_m = \frac{2I_D}{V_{GS}} = \frac{2(0.5 \text{ mA})}{2-1V} = 1 \frac{\text{mA}}{\text{V}}$$

$$1/g_m = \frac{1V}{1 \text{ mA}} = 1 \text{ k}\Omega$$

$$\begin{aligned} \therefore R_{out} &= 6k\Omega \\ R_{in} &= 6/7 k\Omega \end{aligned}$$

$$R_{out} = R_D \quad R_{in} = \frac{1}{g_m} R_S$$

$$(2 \text{ zero } V_{in}) \quad = 1k\Omega || 6k\Omega \quad = 6/7 k\Omega$$

$$\textcircled{1} \text{ Gain} = +g_m (R_D / R_L)$$


$$\left( \frac{V_{out}}{V_{in}} \right) = (1)(6k\Omega / 10k\Omega) \\ = 3.75 \text{ V/V}$$

$$\textcircled{2} \text{ Gain} = \frac{V_{out} \times V_{in}}{V_{in} \times V_{sig}}$$

$$\left( \frac{V_{out}}{V_{sig}} \right) = 3.75 \times \frac{R_{in}}{R_{in} + R_{sig}} \\ = 3.75 \times \frac{6/7 k\Omega}{6/7 k\Omega + 1} = 1.73 \text{ V/V}$$

$$\begin{aligned} \therefore \frac{V_{out}}{V_{in}} &= 3.75 \text{ V/V} \\ \frac{V_{out}}{V_{sig}} &= 1.73 \text{ V/V} \end{aligned}$$


Step 3: Recombine to create total signal




### Op Amps

- multiplication, addition, subtraction, integration, differentiation
- filters, amplifiers, oscillators

### Symbol




### Transfer Characteristic




### Properties of Op Amps (ideal)

- $i_+ = i_- = 0$
- strange device on its own. you have to add feedback
- gain  $A_o \rightarrow \infty$



### Model




### Use Feedback to Use Op Amps


#### Negative:



output is fed to (-)ve terminal (generally stable)




output is fed to (+)ve terminal (generally unstable)



Stick:

## 2.2 Inverting Amplifier (ideal)



$$\text{Find Gain: } G = \frac{V_o}{V_I}$$

$$V_o = A_o(V_+ - V_-)$$

$$= -A_o V_-$$

$$\Rightarrow V_- = -\frac{V_o}{A_o}$$
 ①

$$i_1 = \frac{V_I - V_-}{R_1}$$
 ②

$$i_2 = i_1$$

$$\text{KVL: } V_o = V_- - (i_2)(R_2)$$
 ③

now sub ①, ②  $\rightarrow$  ③

$$V_o = -\frac{V_o}{A_o} - \left( \frac{V_I - (-\frac{V_o}{A_o})}{R_1} \right) (R_2)$$

$$V_o \left( 1 + \frac{1}{A_o} + \frac{R_2}{R_1} \frac{1}{A_o} \right) = -\frac{R_2}{R_1} V_I$$

$$\frac{V_o}{V_I} = -\left(\frac{R_2}{R_1}\right) \times \frac{1}{1 + (1 + R_2/R_1)/A_o}$$

ideal gain correction factor

$$= -\frac{R_2}{R_1} \text{ for } A_o \rightarrow \infty$$

when  $A_o \rightarrow \infty$ , we have ideal gain:  $-\frac{R_2}{R_1}$

$V_+$  tracks  $V_-$

$$\text{in general: } V_+ - V_- = \frac{V_o}{A_o} \rightarrow 0 \Rightarrow V_- \approx V_+$$


## Week 11: Lecture 2

### Quick Analysis of Ideal Op Amp


Assume 1)  $i_+ = i_- = 0$   $\rightarrow$  device characteristic

2)  $V_- = V_+$   $\rightarrow$  negative feedback characteristic


### 2.3 The Noninverting Configuration



Extreme:




### 2.2 Inverting Config (quick analysis)



Since  $V_-$  follows  $V_+$ ,  $V_- = 0V$

$\therefore$  all  $V_I$  drops across  $R_1$ ,  $i = \frac{V_I}{R_1}$


Math operation: multiplication by a scalar  $k$ :



100V, 50V

2 output: 11V, 10V

### Addition




Math Operation: weighted sum amplifiers

$$= -R_F \left( \frac{V_1}{R_1} + \frac{V_2}{R_2} + \dots + \frac{V_n}{R_n} \right)$$

### 2.4 Difference Amplifiers

+ can combine inverting and noninverting configs (use superposition)

goal: to amplify a differential input voltage:  $V_o \propto V_2 - V_1$



$$V_o = \underbrace{\left(1 + \frac{R_2}{R_1}\right)}_{K+1} V_2 - \underbrace{\frac{R_2}{R_1}}_K V_1$$


we attenuate  $V_2$  slightly by adding a voltage divider

$$\begin{aligned} V_o &= \left(1 + \frac{R_2}{R_1}\right) V_2 - \frac{R_2}{R_1} V_1 \\ &= \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_2}{R_1 + R_2} V_2\right) - \frac{R_2}{R_1} V_1 \\ &= \frac{R_2}{R_1} V_2 - \frac{R_2}{R_1} V_1 \\ \therefore V_o &= \frac{R_2}{R_1} (V_2 - V_1) \end{aligned}$$


Math operation:  
Subtraction

### 2.5.2 Integration


recall inverting config



$$\frac{V_o}{V_I} = \frac{-iR_2}{iR_1} = -\frac{R_2}{R_1}$$



$$V_o = -iR_2 = -C \frac{dV_I}{dt}$$




$$V_o = -\frac{1}{RC} \int V_I dt$$

**Math Operation: Integrator**

### 2.5.3 Differentiation

swap R and C



$$Q = CV$$

$$i = C \frac{dV}{dt}$$



$$\therefore V_o = -RC \frac{dV_I}{dt}$$

**Math operation: differentiation**

**inverting differentiator**

#### Notes

- integrators are less noisy
- differentiators can be noisy, instability issues
- in practice, add a resistor in parallel to capacitor for feedback at DC



$$V_o = \frac{1}{RC} \frac{dV_I}{dt}$$

## Op Amp nonidealities

### 2.6: Effect of finite op amp gain

Open-loop gain


$A_o$  opamp gain

(Device)

(no feedback)

$$V_{test} \rightarrow A_o \cdot V_{test} = V_o$$

Closed loop gain




$$V_o = G \cdot V_I$$

$$G = \frac{V_o}{V_I} = \left( -\frac{R_2}{R_1} \right) \times \frac{1}{1 + (1 + R_2/R_1)/A_o}$$

### 2.2.2 Effect finite op

amp on inverting config



Non-inverting

$$G = \frac{V_o}{V_I} = \left( 1 + \frac{R_2}{R_1} \right) \times \frac{1}{1 + (1 + R_2/R_1)/A_o}$$


only difference

$$\text{ex: } R_2 = 100 \text{ k}\Omega, R_1 = 1 \text{ k}\Omega \rightarrow G = -\frac{100}{1} = -100 \text{ V/V}$$

<u><math>A_o</math></u>	<u>correction</u>	<u><math>G</math></u>	<u>error</u>
1000	0.908	-90.8	-9% error
10,000	0.99	-99	-1% error $\leftarrow$ big enough
100,000	0.999	-99.9	-0.1% error


good enough if  $A \gg 1 + \frac{R_2}{R_1}$  for  $wl \approx 1.8\text{-}2$

(very very low) (high enough to be stable) 1.8-2





(normal 10x looks good)

(normal 10x looks bad)




(normal 10x looks good)



2.8: Large Signal Limitations2.8.1:  $A_v \approx 100,000 \text{ V/V}$ 2.8.1: output voltage saturation,  $V_{omax} = \pm 12.14V$   
(maximum voltage output)2.8.2: output current saturation,  $I_{omax} = \pm 25\text{mA}$ 2.8.3: slew rate,  $SR = \pm 0.5 \text{ V/μs}$ 2.8.1: depends on power supply (e.g.  $\pm 15V$ ,  $\pm 12V$ )2.8.2:  $I_{omax}$  (e.g.  $25\text{mA}$ ), we can't attach load that draws too much current2.8.3: Slew Rate

- the maximum rate of change of the output voltage [V/seconds]



(might have issues ... distortion in sound for example)

$\downarrow I_{Bias}$

$C_C$   $\frac{+}{-} V_C$

$C$  added to stabilize opamp


$$\begin{aligned} Q &= CV \\ i &= C \frac{dV_C}{dt} \\ \frac{dV_C}{dt} &= \frac{i}{C_2} \end{aligned}$$

$I_{Bias}$  (fixed)       $C_2$  fixed

this is how we fix the slew rate

Full power Bandwidth ( $f_m$ )

$f_m$  represents the max frequency sine wave at the max output voltage (peak) without slew rate distortion



$$\begin{aligned} V_o(t) &= V_{omax} \cos \omega t \\ \frac{dV_o}{dt}(t) &= V_{omax} \omega \times (-\sin \omega t) \end{aligned}$$

$$\begin{aligned} V_o(t) &= V_{omax} (2 \pi f(t)) \\ \frac{dV_o}{dt} &= \end{aligned}$$

$$V_{out}(t) = V_{max} \cos(\omega t)$$

$$\frac{d}{dt} V_{out}(t) = V_{max} \omega (-\sin(\omega t))$$

set  $V_{max}\omega \leq SR$

$$V_{max} 2\pi f_m = SR$$

$$f_m = \frac{SR}{2\pi V_{max}}$$

$$V_{max} = \pm 12V$$

$$SR = \pm 1V/\mu s$$

$$f_m = \frac{12V}{2\pi \cdot 1V/\mu s} = 1.9 \mu s$$

$$f_m = \frac{1V/\mu s}{2\pi (12)} = 13 \text{ kHz}$$

$V_{out}(\text{pk})$  at max freq

$$\begin{array}{c} 12V \\ \times 10 \\ \hline 1.2V \\ \times 20 \\ \hline 130 \text{ kHz} \end{array}$$

\* negative feedback:  $V_o$  tries to reduce difference in voltage  
\* positive feedback:  $V_o$  tries to increase difference in voltage

## Week 12: Lecture 2

Nov 27, 2024

### Sec. 2.6: DC Imperfections

#### 2.6.1: Offset Voltage:

$V_o \neq 0$  in practice (transistors can have diff.  $\beta$ 's)

#### 2.6.2: Input Bias Currents:

↳ they're not  $= 0$


↳ they're not equal to each other (offset currents)

$$\begin{array}{c} i \neq 0 \\ \rightarrow \text{Input} \\ \rightarrow \text{Output} \\ i_{B1} \neq 0, i_{B2} \neq 0 \\ \text{and } i_{B1} \neq i_{B2} \end{array}$$


Main Idea: Model  $\rightarrow$  Analyze  $\rightarrow$  Avoid or Compensate

#### → 2.6.1 - Offset Voltage


model: add a voltage source



we will take this one



analyze (inverting config)



non-inverting config has  $V_I$  attached to  $V_+$  terminal (in series w/  $V_{os}$ )

using superposition

$$V_o = \left(1 + \frac{R_2}{R_1}\right) V_{os} \quad (\text{due to } V_{os})$$

Offset at output can be quite large for closed loop gains


$$\text{e.g. } V_o = \left(1 + \frac{R_2}{R_1}\right) V_{os} = 5V \text{ offset, very large!}$$

Compensating

1) Trimming with potentiometer

2) for AC signals, can add AC coupling capacitor

non-inverting:



using superposition


Input  $\leftarrow$  due to  $\rightarrow$  Offset

$$V_O = \left(1 + \frac{R_2}{R_1}\right)V_I + \left(1 + \frac{R_2}{R_1 + \infty}\right)V_{OS}$$

↓ capacitor

$$V_O = \left(1 + \frac{R_2}{R_1}\right)V_I + (1)V_{OS}$$

\* this capacitor essentially makes  $V_{OS}$  multiplied by  $1 + \frac{R_2}{R_1}$ , so a  $\approx 5\text{mV}$  offset is fine and won't cause problems even for very high gain  $1 + \frac{R_2}{R_1}$

2.6.2: Input Bias Currentmodel

input bias currents:

 $I_{B1}, I_{B2}$   
 $(\text{eg. } 90\text{mA}, 110\text{mA})$ 

offset current:

$I_{OS} \ll I_{B1}, I_{B2}$

trash drawing, but  
essentially we add  
in 2 little current  
sources as a model  
inside


offset is much  
less than the  
actual currents

MODEL: $V_{IN1} = 5, V_{IN2} = 9$  $V_{OUT1} = 5, V_{OUT2} = 9$ 


(same for inverting and non-inverting)

Using superposition:

$$V_O = +R_2 I_{B1} + \phi I_{B2}$$

 $V_O = R_2 I_{B1}$  ← output only depends on  $I_{B1}$  ( $I_{B2}$  does not have any effect)
if  $R_2$  large, we would get big voltage error.Compensate by adding Resistor  $R_3 = R_1 \parallel R_2$ 

By superposition:



$$V_O = +R_2 I_{B1} + \left(1 + \frac{R_2}{R_1}\right)(-I_{B2} R_3)$$



$$= R_2 I_{B1} - \left(\frac{R_1 + R_2}{R_1}\right)\left(\frac{R_1 R_2}{R_1 + R_2}\right) I_{B2}$$

$$= R_2 (I_{B1} - I_{B2}) = 0 \text{ if } I_{B1} = I_{B2}$$

 $\approx R_2 I_{OS}$   
 offset


Ex: Miller Integrator  $R_1 = 10k\Omega$ ,  $C = 10nF$ ,  $V_{os} = 3mV$

$$I_B = 100nA, I_{os} = 10nA, R_2 = 1M\Omega$$



$R_3 = R_1 // R_2 = 10k\Omega // 1M\Omega = 9.9k\Omega$   
add  $R_3$  to  
deal with input  
bias current

Analysis @ DC



By superposition:

$$V_0 = \left(1 + \frac{R_2}{R_1}\right) V_{os} + I_{B1} R_2 + \underbrace{\left(1 + \frac{R_2}{R_1}\right) (-I_{B2} R_3)}_{\text{since } R_3 = R_1 // R_2}$$

$$\Rightarrow V_0 = \left(1 + \frac{R_2}{R_1}\right) V_{os} + I_{B1} R_2 + (-I_{B2} R_2)$$

$$= \left(1 + \frac{R_2}{R_1}\right) V_{os} + R_2 (I_{B1} - I_{B2})$$

worst case positive dc output voltage

$$V_0 = \left(1 + \frac{1000k}{10k}\right) (+3mV) + (1000k)(10mA) = 313mV \approx 0.3V$$

$\rightarrow +313mV$  would be max negative

### Course Review

#### Chapter 4 Diodes

- operating regions (fwd bias, rev bias, breakdown)
- analyzing diode ckt
- characteristics of junction diodes
- modeling fwd bias diode (ideal, CVD)
- diode applications (rectifiers, limiting, clamping ckt)

#### Chapter 3 Physics of Pn Junction

- operation of pn junction