{"payload":{"header_redesign_enabled":false,"results":[{"id":"357083419","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"ZahraAbtahi/Dosage-Cpu","hl_trunc_description":"Dosage is a 20 bit risc cpu, based on Harvard architecrure aimed for educational purposes.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":357083419,"name":"Dosage-Cpu","owner_id":70149061,"owner_login":"ZahraAbtahi","updated_at":"2023-08-26T12:50:54.822Z","has_issues":true}},"sponsorable":false,"topics":["architecture","hardware-designs","computer-architecture","hardvard"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AZahraAbtahi%252FDosage-Cpu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ZahraAbtahi/Dosage-Cpu/star":{"post":"bnOFsFiKlXCSb2kHxW_P7bdshuea_rOmL_AyznEMBw6qUC8iHqab7NX_DkCh7fP9Ha_04HKCx-U5x8qOH_skBg"},"/ZahraAbtahi/Dosage-Cpu/unstar":{"post":"OeTL7Bs5gvbcI2p89H4oCbeIyvUDO5VI6gsEtW07fRM_94hNsUtdoFI5wVrIycmaGdl1L7Ixw3kPF9RqX-_XQw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"RNv6T26HQyc2D13g0IKnfTbLeghTmF0XCF8TlPBP2FYEeeIKV7GbaAOMpT4KGlcKhvrjnGSt4mThX0CUKGippw"}}},"title":"Repository search results"}