




# Microcontrôleurs & Applications

## Bus CAN

# Bus de Terrain

- Rôle: Permettre un échange de données entre différents composants d'un système à un coût et une complexité réduits





# Bus de Terrain

- Domaines d'application
  - **Automobile**
  - **Aéronautique**
  - **Electronique grand public**
  - ...
- Protocoles de communication
  - **I<sup>2</sup>C**
  - **CAN**
  - **LIN**
  - **FlexRay**
  - ...





# Caractéristiques

- Connectivité
  - **Combien de nœuds peut on connecter sur le bus**
- Débit
  - **Quel volume de données peut on transférer par seconde**
- Protocole
  - **Quelle est la forme du message transmis**
- Multimaître
  - **Plusieurs nœuds peuvent-ils émettre sur le bus**
- Taux d'erreur
  - **Quel est le nombre de bits erronés transmis**
- Sensibilité aux perturbations
  - **Le bus est-il sensible aux perturbations électromagnétiques de son environnement**




# Bus CAN

- CAN: Controller Area Network
  - « Bus de terrain »
  - Créé par équipementier automobile BOSCH en 1980
  - Normalisé par ISO
    - CAN 2.0A ISO 11898
    - CAN 2.0B ISO 11519
- Introduit sur véhicules BMW 1989
  - Généralisé progressivement
  - Standard pour l'automobile et l'aéronautique
- Bibliographie CAN
  - <http://uuu.enseirb.fr/~kadionik/formation/canbus/canbus.html>
  - <http://www.iufmrese.cict.fr/catalogue/2005/LimogesLT/diaporama/1-busCANtrame.ppt>
  - Le Bus CAN, D. Paret, Dunod



# Bus CAN

- Principe
  - 2 lignes de bus: CANL et CANH
  - Paire différentielle pour une meilleure résistance aux parasites
  - Niveau dominant: 0 / Niveau récessif: 1



# Bus CAN

- Deux normes
  - Can High Speed
  - Can Low Speed




# Bus CAN

- Caractéristiques CAN High Speed / Low Speed


	CAN Low Speed	CAN High Speed
Débit	125 kbits/s	1Mbits/sec (60 m)
Nombre de Noeuds	Jusqu'à 20	Jusqu'à 30

- Architecture






# Architecture d'un Noeud




# Interface de Ligne - Accès au Bus

- Circuit d'écriture
  - Transistor collecteur/drain ouvert
  - Fonction ET logique câblée




# Interface de Ligne - Accès au Bus

- Circuit de lecture
  - Comparateur entre CANH et CANL
  - Génération du niveau logique sur CAN\_RX



# Protocole CAN

- Trame de Données






# Protocole CAN

- Arbitrage
  - Si deux nœuds émettent en même temps
  - Le nœud qui émet un 1 alors que l'autre émet 0 perd le contrôle du bus
  - Implémenté grâce au transistor en drain ouvert des circuits d'écriture des interface de ligne




# Protocole CAN

- Sûreté de la transmission
  - **Bit Stuffing:**
    - insertion de bits pour éviter de perdre la synchro.




- **CRC**
  - Calcul à la volée en réception d'un CRC
  - Comparaison avec le champ de CRC transmis
- **Déconnexion automatique d'un nœud**
  - S'il provoque systématiquement des erreurs

- Le LPC2378 possède 2 contrôleurs CAN



# Bus CAN et LPC2378 / Carte Keil

- Le LPC2378 possède 2 contrôleurs CAN




- **Chaque contrôleur possède**
  - 3 buffers d'émission
  - 1 buffer de réception
  - 1 Filtre d'acceptation
    - Filtre les messages que le contrôleur va recevoir



# Bus CAN et LPC2378 / Carte Keil

- Le LPC2378 possède 2 contrôleurs CAN




## – CAN Core Block

- Génération de la trame de bit à envoyer
- Gestion des timings du protocole CAN
- Gestion des erreurs de transmission

# Bus CAN et LPC2378 / Carte Keil

- Le LPC2378 possède 2 contrôleurs CAN
  - Les lignes CAN\_RX et CAN\_TX sont connectées à l'interface ligne (CAN Transceiver)
  - L'interface génère les tensions correspondantes sur CANL et CANH
  - Connecteur de sortie de type DB9





# Filtre d'Acceptation

- Le filtre scrute les identifiants de tous les messages transitant sur le bus
- Il ne transmet au contrôleur que les messages correspondant à des identifiants « autorisés »
- Les autres messages sont ignorés
- Simplifie la gestion des messages par le contrôleur et évite des interruptions inutiles et systématiques



# Configuration du LPC2378

- Activation de l'horloge du contrôleur CAN
  - Les horloges des contrôleurs CAN ne sont pas activées par défaut
  - Modifier le registre PCONP en conséquence
- Sélection des fonction CAN sur les pattes d'E/S
  - En fonction du brochage sur la carte
    - CAN1 sur les broches P0.0 et P0.1
    - CAN2 sur les broches P0.4 et P0.5
  - Modifier les registres PINSEL correspondant pour choisir la fonction CAN



# Registres des contrôleurs CAN

- La liste des registres relatifs aux contrôleurs CAN occupe 3 pages du datasheet NXP !
- Seule une partie de ces registres est utilisée pour effectuer des transmissions basiques

NXP Semiconductors

UM10211

Chapter 12: LPC2300 CAN1, 2

## 5. Memory map of the CAN block

The CAN Controllers and Acceptance Filter occupy a number of APB slots, as follows:

Table 190. Memory Map of the CAN block

Address Range	Used for
0x4000 8000 - 0x4000 81FF	Acceptance Filter RAM
0x4000 C000 - 0x4000 C01F	Acceptance Filter Registers
0x4000 0000 - 0x4000 0005	Control CAN Registers
0x4000 4000 - 0x4000 400F	CAN Controller 1 Registers
0x4000 8000 - 0x4000 800F	CAN Controller 2 Registers

## 6. CAN controller registers

CAN block implements the registers shown in [Table 191-194](#) and [Table 192-193](#). More detailed descriptions follow.

Table 191. CAN acceptance filter and control CAN registers

Name	Description	Access	Reset Value	Address
AFMEM	Acceptance Filter Register	R/W	0	0x000 C000
SFFSA	Standard Frame Individual Start Address Register	R/W	0	0x000 C004
SFFGRP	Standard Frame Group Start Address Register	R/W	0	0x000 C008
EFFSA	Extended Frame Start Address Register	R/W	0	0x000 C00C
EFFGRP	Extended Frame Group Start Address Register	R/W	0	0x000 C010
ENDFTable	End of APB Tables register	R/W	0	0x000 C014
LUErrorA	LUT Error Address register	RO	0	0x000 C018
LUError	LUT Error Register	RO	0	0x000 C01C
CANISR	CAN Central Transmit Status Register	RO	0x000 0000	0x000 0000
CANISR1	CAN Central Receive Status Register	RO	0x000 0004	0x000 0004
CANISR2	CAN Central Receive Status Register	RO	0x000 0008	0x000 0008

Table 192. CAN1 and CAN2 controller register map

Generic Name	Description	Access	CAN1 Register Address & Name	CAN2 Register Address & Name
MOD	Controls the operating mode of the CAN Controller	R/W	CAN1MOD - 0x4004 4000	CAN2MOD - 0x4004 8000
CMR	Command bits that affect the state of the CAN Controller	WO	CAN1CMR - 0x4004 4004	CAN2CMR - 0x4004 8004
CSR	Global Controller Status and Error Counters	RO	CAN1CSR - 0x4004 4008	CAN2CSR - 0x4004 8008
ICR	Interrupt status, Activation Lost Capture, Error Code Capture	RO	CAN1ICR - 0x4004 400C	CAN2ICR - 0x4004 800C
IER	Interrupt Enable	R/W	CAN1IER - 0x4004 4010	CAN2IER - 0x4004 8010
BTDR	Blue Timing	R/W	CAN1BTDR - 0x4004 4014	CAN2BTDR - 0x4004 8014
EWL	Error Warning Limit	R/W	CAN1EWL - 0x4004 4018	CAN2EWL - 0x4004 8018
SR	Status Register	RO	CAN1SR - 0x4004 401C	CAN2SR - 0x4004 801C
RFS	Receive frame status	R/W	CAN1RFS - 0x4004 4020	CAN2RFS - 0x4004 8020

User manual

Rev. 01 - 27 March 2007

Page 214 of 225

NXP Semiconductors		UM10211		
		Chapter 12: LPC2300 CAN1, 2		
Table 192: CAN1 and CAN2 controller register map				
Generic Name	Description	Access	CAN1 Register Address & Name	CAN2 Register Address & Name
RD	Received Identifier	R/W	CAN1RD - 0x4004 4024	CAN2RD - 0x4004 4024
RDA	Received data bytes 1-4	R/W	CAN1RDA - 0x4004 4028	CAN2RDA - 0x4004 4028
RD0	Received data bytes 5-8	R/W	CAN1RD0 - 0x4004 402C	CAN2RD0 - 0x4004 402C
TD1	Transmit frame identifier (Tx Buffer 1)	R/W	CAN1TD1 - 0x4004 4030	CAN2TD1 - 0x4004 4030
TD1	Transmit Identifier (Tx Buffer 1)	R/W	CAN1TD1 - 0x4004 4030	CAN2TD1 - 0x4004 4030
TD1A	Transmit data bytes 1-4 (Tx Buffer 1)	R/W	CAN1TD1A - 0x4004 4034	CAN2TD1A - 0x4004 4034
TD1B	Transmit data bytes 5-8 (Tx Buffer 1)	R/W	CAN1TD1B - 0x4004 4038	CAN2TD1B - 0x4004 4038
TD2	Transmit frame identifier (Tx Buffer 2)	R/W	CAN1TD2 - 0x4004 4040	CAN2TD2 - 0x4004 4040
TD2	Transmit Identifier (Tx Buffer 2)	R/W	CAN1TD2 - 0x4004 4040	CAN2TD2 - 0x4004 4040
TD2A	Transmit data bytes 1-4 (Tx Buffer 2)	R/W	CAN1TD2A - 0x4004 4044	CAN2TD2A - 0x4004 4044
TD2B	Transmit data bytes 5-8 (Tx Buffer 2)	R/W	CAN1TD2B - 0x4004 4048	CAN2TD2B - 0x4004 4048
TD3	Transmit frame identifier (Tx Buffer 3)	R/W	CAN1TD3 - 0x4004 4050	CAN2TD3 - 0x4004 4050
TD3	Transmit Identifier (Tx Buffer 3)	R/W	CAN1TD3 - 0x4004 4050	CAN2TD3 - 0x4004 4050
TD3A	Transmit data bytes 1-4 (Tx Buffer 3)	R/W	CAN1TD3A - 0x4004 4054	CAN2TD3A - 0x4004 4054
TD3B	Transmit data bytes 5-8 (Tx Buffer 3)	R/W	CAN1TD3B - 0x4004 4058	CAN2TD3B - 0x4004 4058
TD4	Transmit frame identifier (Tx Buffer 4)	R/W	CAN1TD4 - 0x4004 4060	CAN2TD4 - 0x4004 4060
TD4	Transmit Identifier (Tx Buffer 4)	R/W	CAN1TD4 - 0x4004 4060	CAN2TD4 - 0x4004 4060
TD4A	Transmit data bytes 1-4 (Tx Buffer 4)	R/W	CAN1TD4A - 0x4004 4064	CAN2TD4A - 0x4004 4064
TD4B	Transmit data bytes 5-8 (Tx Buffer 4)	R/W	CAN1TD4B - 0x4004 4068	CAN2TD4B - 0x4004 4068
TD5	Transmit frame identifier (Tx Buffer 5)	R/W	CAN1TD5 - 0x4004 4070	CAN2TD5 - 0x4004 4070
TD5	Transmit Identifier (Tx Buffer 5)	R/W	CAN1TD5 - 0x4004 4070	CAN2TD5 - 0x4004 4070
TD5A	Transmit data bytes 1-4 (Tx Buffer 5)	R/W	CAN1TD5A - 0x4004 4074	CAN2TD5A - 0x4004 4074
TD5B	Transmit data bytes 5-8 (Tx Buffer 5)	R/W	CAN1TD5B - 0x4004 4078	CAN2TD5B - 0x4004 4078
TD6	Transmit frame identifier (Tx Buffer 6)	R/W	CAN1TD6 - 0x4004 4080	CAN2TD6 - 0x4004 4080
TD6	Transmit Identifier (Tx Buffer 6)	R/W	CAN1TD6 - 0x4004 4080	CAN2TD6 - 0x4004 4080
TD6A	Transmit data bytes 1-4 (Tx Buffer 6)	R/W	CAN1TD6A - 0x4004 4084	CAN2TD6A - 0x4004 4084
TD6B	Transmit data bytes 5-8 (Tx Buffer 6)	R/W	CAN1TD6B - 0x4004 4088	CAN2TD6B - 0x4004 4088
TD7	Transmit frame identifier (Tx Buffer 7)	R/W	CAN1TD7 - 0x4004 4090	CAN2TD7 - 0x4004 4090
TD7	Transmit Identifier (Tx Buffer 7)	R/W	CAN1TD7 - 0x4004 4090	CAN2TD7 - 0x4004 4090
TD7A	Transmit data bytes 1-4 (Tx Buffer 7)	R/W	CAN1TD7A - 0x4004 4094	CAN2TD7A - 0x4004 4094
TD7B	Transmit data bytes 5-8 (Tx Buffer 7)	R/W	CAN1TD7B - 0x4004 4098	CAN2TD7B - 0x4004 4098
TD8	Transmit frame identifier (Tx Buffer 8)	R/W	CAN1TD8 - 0x4004 40A0	CAN2TD8 - 0x4004 40A0
TD8	Transmit Identifier (Tx Buffer 8)	R/W	CAN1TD8 - 0x4004 40A0	CAN2TD8 - 0x4004 40A0
TD8A	Transmit data bytes 1-4 (Tx Buffer 8)	R/W	CAN1TD8A - 0x4004 40A4	CAN2TD8A - 0x4004 40A4
TD8B	Transmit data bytes 5-8 (Tx Buffer 8)	R/W	CAN1TD8B - 0x4004 40A8	CAN2TD8B - 0x4004 40A8
TD9	Transmit frame identifier (Tx Buffer 9)	R/W	CAN1TD9 - 0x4004 40B0	CAN2TD9 - 0x4004 40B0
TD9	Transmit Identifier (Tx Buffer 9)	R/W	CAN1TD9 - 0x4004 40B0	CAN2TD9 - 0x4004 40B0
TD9A	Transmit data bytes 1-4 (Tx Buffer 9)	R/W	CAN1TD9A - 0x4004 40B4	CAN2TD9A - 0x4004 40B4
TD9B	Transmit data bytes 5-8 (Tx Buffer 9)	R/W	CAN1TD9B - 0x4004 40B8	CAN2TD9B - 0x4004 40B8
TD10	Transmit frame identifier (Tx Buffer 10)	R/W	CAN1TD10 - 0x4004 40C0	CAN2TD10 - 0x4004 40C0
TD10	Transmit Identifier (Tx Buffer 10)	R/W	CAN1TD10 - 0x4004 40C0	CAN2TD10 - 0x4004 40C0
TD10A	Transmit data bytes 1-4 (Tx Buffer 10)	R/W	CAN1TD10A - 0x4004 40C4	CAN2TD10A - 0x4004 40C4
TD10B	Transmit data bytes 5-8 (Tx Buffer 10)	R/W	CAN1TD10B - 0x4004 40C8	CAN2TD10B - 0x4004 40C8
TD11	Transmit frame identifier (Tx Buffer 11)	R/W	CAN1TD11 - 0x4004 40D0	CAN2TD11 - 0x4004 40D0
TD11	Transmit Identifier (Tx Buffer 11)	R/W	CAN1TD11 - 0x4004 40D0	CAN2TD11 - 0x4004 40D0
TD11A	Transmit data bytes 1-4 (Tx Buffer 11)	R/W	CAN1TD11A - 0x4004 40D4	CAN2TD11A - 0x4004 40D4
TD11B	Transmit data bytes 5-8 (Tx Buffer 11)	R/W	CAN1TD11B - 0x4004 40D8	CAN2TD11B - 0x4004 40D8
TD12	Transmit frame identifier (Tx Buffer 12)	R/W	CAN1TD12 - 0x4004 40E0	CAN2TD12 - 0x4004 40E0
TD12	Transmit Identifier (Tx Buffer 12)	R/W	CAN1TD12 - 0x4004 40E0	CAN2TD12 - 0x4004 40E0
TD12A	Transmit data bytes 1-4 (Tx Buffer 12)	R/W	CAN1TD12A - 0x4004 40E4	CAN2TD12A - 0x4004 40E4
TD12B	Transmit data bytes 5-8 (Tx Buffer 12)	R/W	CAN1TD12B - 0x4004 40E8	CAN2TD12B - 0x4004 40E8
TD13	Transmit frame identifier (Tx Buffer 13)	R/W	CAN1TD13 - 0x4004 40F0	CAN2TD13 - 0x4004 40F0
TD13	Transmit Identifier (Tx Buffer 13)	R/W	CAN1TD13 - 0x4004 40F0	CAN2TD13 - 0x4004 40F0
TD13A	Transmit data bytes 1-4 (Tx Buffer 13)	R/W	CAN1TD13A - 0x4004 40F4	CAN2TD13A - 0x4004 40F4
TD13B	Transmit data bytes 5-8 (Tx Buffer 13)	R/W	CAN1TD13B - 0x4004 40F8	CAN2TD13B - 0x4004 40F8
TD14	Transmit frame identifier (Tx Buffer 14)	R/W	CAN1TD14 - 0x4004 4100	CAN2TD14 - 0x4004 4100
TD14	Transmit Identifier (Tx Buffer 14)	R/W	CAN1TD14 - 0x4004 4100	CAN2TD14 - 0x4004 4100
TD14A	Transmit data bytes 1-4 (Tx Buffer 14)	R/W	CAN1TD14A - 0x4004 4104	CAN2TD14A - 0x4004 4104
TD14B	Transmit data bytes 5-8 (Tx Buffer 14)	R/W	CAN1TD14B - 0x4004 4108	CAN2TD14B - 0x4004 4108
TD15	Transmit frame identifier (Tx Buffer 15)	R/W	CAN1TD15 - 0x4004 4110	CAN2TD15 - 0x4004 4110
TD15	Transmit Identifier (Tx Buffer 15)	R/W	CAN1TD15 - 0x4004 4110	CAN2TD15 - 0x4004 4110
TD15A	Transmit data bytes 1-4 (Tx Buffer 15)	R/W	CAN1TD15A - 0x4004 4114	CAN2TD15A - 0x4004 4114
TD15B	Transmit data bytes 5-8 (Tx Buffer 15)	R/W	CAN1TD15B - 0x4004 4118	CAN2TD15B - 0x4004 4118
TD16	Transmit frame identifier (Tx Buffer 16)	R/W	CAN1TD16 - 0x4004 4120	CAN2TD16 - 0x4004 4120
TD16	Transmit Identifier (Tx Buffer 16)	R/W	CAN1TD16 - 0x4004 4120	CAN2TD16 - 0x4004 4120
TD16A	Transmit data bytes 1-4 (Tx Buffer 16)	R/W	CAN1TD16A - 0x4004 4124	CAN2TD16A - 0x4004 4124
TD16B	Transmit data bytes 5-8 (Tx Buffer 16)	R/W	CAN1TD16B - 0x4004 4128	CAN2TD16B - 0x4004 4128
TD17	Transmit frame identifier (Tx Buffer 17)	R/W	CAN1TD17 - 0x4004 4130	CAN2TD17 - 0x4004 4130
TD17	Transmit Identifier (Tx Buffer 17)	R/W	CAN1TD17 - 0x4004 4130	CAN2TD17 - 0x4004 4130
TD17A	Transmit data bytes 1-4 (Tx Buffer 17)	R/W	CAN1TD17A - 0x4004 4134	CAN2TD17A - 0x4004 4134
TD17B	Transmit data bytes 5-8 (Tx Buffer 17)	R/W	CAN1TD17B - 0x4004 4138	CAN2TD17B - 0x4004 4138
TD18	Transmit frame identifier (Tx Buffer 18)	R/W	CAN1TD18 - 0x4004 4140	CAN2TD18 - 0x4004 4140
TD18	Transmit Identifier (Tx Buffer 18)	R/W	CAN1TD18 - 0x4004 4140	CAN2TD18 - 0x4004 4140
TD18A	Transmit data bytes 1-4 (Tx Buffer 18)	R/W	CAN1TD18A - 0x4004 4144	CAN2TD18A - 0x4004 4144
TD18B	Transmit data bytes 5-8 (Tx Buffer 18)	R/W	CAN1TD18B - 0x4004 4148	CAN2TD18B - 0x4004 4148
TD19	Transmit frame identifier (Tx Buffer 19)	R/W	CAN1TD19 - 0x4004 4150	CAN2TD19 - 0x4004 4150
TD19	Transmit Identifier (Tx Buffer 19)	R/W	CAN1TD19 - 0x4004 4150	CAN2TD19 - 0x4004 4150
TD19A	Transmit data bytes 1-4 (Tx Buffer 19)	R/W	CAN1TD19A - 0x4004 4154	CAN2TD19A - 0x4004 4154
TD19B	Transmit data bytes 5-8 (Tx Buffer 19)	R/W	CAN1TD19B - 0x4004 4158	CAN2TD19B - 0x4004 4158
TD20	Transmit frame identifier (Tx Buffer 20)	R/W	CAN1TD20 - 0x4004 4160	CAN2TD20 - 0x4004 4160
TD20	Transmit Identifier (Tx Buffer 20)	R/W	CAN1TD20 - 0x4004 4160	CAN2TD20 - 0x4004 4160
TD20A	Transmit data bytes 1-4 (Tx Buffer 20)	R/W	CAN1TD20A - 0x4004 4164	CAN2TD20A - 0x4004 4164
TD20B	Transmit data bytes 5-8 (Tx Buffer 20)	R/W	CAN1TD20B - 0x4004 4168	CAN2TD20B - 0x4004 4168
TD21	Transmit frame identifier (Tx Buffer 21)	R/W	CAN1TD21 - 0x4004 4170	CAN2TD21 - 0x4004 4170
TD21	Transmit Identifier (Tx Buffer 21)	R/W	CAN1TD21 - 0x4004 4170	CAN2TD21 - 0x4004 4170
TD21A	Transmit data bytes 1-4 (Tx Buffer 21)	R/W	CAN1TD21A - 0x4004 4174	CAN2TD21A - 0x4004 4174
TD21B	Transmit data bytes 5-8 (Tx Buffer 21)	R/W	CAN1TD21B - 0x4004 4178	CAN2TD21B - 0x4004 4178
TD22	Transmit frame identifier (Tx Buffer 22)	R/W	CAN1TD22 - 0x4004 4180	CAN2TD22 - 0x4004 4180
TD22	Transmit Identifier (Tx Buffer 22)	R/W	CAN1TD22 - 0x4004 4180	CAN2TD22 - 0x4004 4180
TD22A	Transmit data bytes 1-4 (Tx Buffer 22)	R/W	CAN1TD22A - 0x4004 4184	CAN2TD22A - 0x4004 4184
TD22B	Transmit data bytes 5-8 (Tx Buffer 22)	R/W	CAN1TD22B - 0x4004 4188	CAN2TD22B - 0x4004 4188
TD23	Transmit frame identifier (Tx Buffer 23)	R/W	CAN1TD23 - 0x4004 4190	CAN2TD23 - 0x4004 4190
TD23	Transmit Identifier (Tx Buffer 23)	R/W	CAN1TD23 - 0x4004 4190	CAN2TD23 - 0x4004 4190
TD23A	Transmit data bytes 1-4 (Tx Buffer 23)	R/W	CAN1TD23A - 0x4004 4194	CAN2TD23A - 0x4004 4194
TD23B	Transmit data bytes 5-8 (Tx Buffer 23)	R/W	CAN1TD23B - 0x4004 4198	CAN2TD23B - 0x4004 4198
TD24	Transmit frame identifier (Tx Buffer 24)	R/W	CAN1TD24 - 0x4004 41A0	CAN2TD24 - 0x4004 41A0
TD24	Transmit Identifier (Tx Buffer 24)	R/W	CAN1TD24 - 0x4004 41A0	CAN2TD24 - 0x4004 41A0
TD24A	Transmit data bytes 1-4 (Tx Buffer 24)	R/W	CAN1TD24A - 0x4004 41A4	CAN2TD24A - 0x4004 41A4
TD24B	Transmit data bytes 5-8 (Tx Buffer 24)	R/W	CAN1TD24B - 0x4004 41A8	CAN2TD24B - 0x4004 41A8
TD25	Transmit frame identifier (Tx Buffer 25)	R/W	CAN1TD25 - 0x4004 41B0	CAN2TD25 - 0x4004 41B0
TD25	Transmit Identifier (Tx Buffer 25)	R/W	CAN1TD25 - 0x4004 41B0	CAN2TD25 - 0x4004 41B0
TD25A	Transmit data bytes 1-4 (Tx Buffer 25)	R/W	CAN1TD25A - 0x4004 41B4	CAN2TD25A - 0x4004 41B4
TD25B	Transmit data bytes 5-8 (Tx Buffer 25)	R/W	CAN1TD25B - 0x4004 41B8	CAN2TD25B - 0x4004 41B8
TD26	Transmit frame identifier (Tx Buffer 26)	R/W	CAN1TD26 - 0x4004 41C0	CAN2TD26 - 0x4004 41C0
TD26	Transmit Identifier (Tx Buffer 26)	R/W	CAN1TD26 - 0x4004 41C0	CAN2TD26 - 0x4004 41C0
TD26A	Transmit data bytes 1-4 (Tx Buffer 26)	R/W	CAN1TD26A - 0x4004 41C4	CAN2TD26A - 0x4004 41C4
TD26B	Transmit data bytes 5-8 (Tx Buffer 26)	R/W	CAN1TD26B - 0x4004 41C8	CAN2TD26B - 0x4004 41C8
TD27	Transmit frame identifier (Tx Buffer 27)	R/W	CAN1TD27 - 0x4004 41D0	CAN2TD27 - 0x4004 41D0
TD27	Transmit Identifier (Tx Buffer 27)	R/W	CAN1TD27 - 0x4004 41D0	CAN2TD27 - 0x4004 41D0
TD27A	Transmit data bytes 1-4 (Tx Buffer 27)	R/W	CAN1TD27A - 0x4004 41D4	CAN2TD27A - 0x4004 41D4
TD27B	Transmit data bytes 5-8 (Tx Buffer 27)	R/W	CAN1TD27B - 0x4004 41D8	CAN2TD27B - 0x4004 41D8
TD28	Transmit frame identifier (Tx Buffer 28)	R/W	CAN1TD28 - 0x4004 41E0	CAN2TD28 - 0x4004 41E0
TD28	Transmit Identifier (Tx Buffer 28)	R/W	CAN1TD28 - 0x4004 41E0	CAN2TD28 - 0x4004 41E0
TD28A	Transmit data bytes 1-4 (Tx Buffer 28)	R/W	CAN1TD28A - 0x4004 41E4	CAN2TD28A - 0x4004 41E4
TD28B	Transmit data bytes 5-8 (Tx Buffer 28)	R/W	CAN1TD28B - 0x4004 41E8	CAN2TD28B - 0x4004 41E8
TD29	Transmit frame identifier (Tx Buffer 29)	R/W	CAN1TD29 - 0x4004 41F0	CAN2TD29 - 0x4004 41F0
TD29	Transmit Identifier (Tx Buffer 29)	R/W	CAN1TD29 - 0x4004 41F0	CAN2TD29 - 0x4004 41F0
TD29A	Transmit data bytes 1-4 (Tx Buffer 29)	R/W	CAN1TD29A - 0x4004 41F4	CAN2TD29A - 0x4004 41F4
TD29B	Transmit data bytes 5-8 (Tx Buffer 29)	R/W	CAN1TD29B - 0x4004 41F8	CAN2TD29B - 0x4004 41F8
TD30	Transmit frame identifier (Tx Buffer 30)	R/W	CAN1TD30 - 0x4004 4200	CAN2TD30 - 0x4004 4200
TD30	Transmit Identifier (Tx Buffer 30)	R/W	CAN1TD30 - 0x4004 4200	CAN2TD30 - 0x4004 4200
TD30A	Transmit data bytes 1-4 (Tx Buffer 30)	R/W	CAN1TD30A - 0x4004 4204	CAN2TD30A - 0x4004 4204
TD30B	Transmit data bytes 5-8 (Tx Buffer 30)	R/W	CAN1TD30B - 0x4004 4208	CAN2TD30B - 0x4004 4208
TD31	Transmit frame identifier (Tx Buffer 31)	R/W	CAN1TD31 - 0x4004 4210	CAN2TD31 - 0x4004 4210
TD31	Transmit Identifier (Tx Buffer 31)	R/W	CAN1TD31 - 0x4004 4210	CAN2TD31 - 0x4004 4210
TD31A	Transmit data bytes 1-4 (Tx Buffer 31)	R/W	CAN1TD31A - 0x4004 4214	CAN2TD31A - 0x4004 4214
TD31B	Transmit data bytes 5-8 (Tx Buffer 31)	R/W	CAN1TD31B - 0x4004 4218	CAN2TD31B - 0x4004 4218
TD32	Transmit frame identifier (Tx Buffer 32)	R/W	CAN1TD32 - 0x4004 4220	CAN2TD32 - 0x4004 4220
TD32	Transmit Identifier (Tx Buffer 32)	R/W	CAN1TD32 - 0x4004 4220	CAN2TD32 - 0x4004 4220
TD32A	Transmit data bytes 1-4 (Tx Buffer 32)	R/W	CAN1TD32A - 0x4004 4224	CAN2TD32A - 0x4004 4224
TD32B	Transmit data bytes 5-8 (Tx Buffer 32)	R/W	CAN1TD32B - 0x4004 4228	CAN2TD32B - 0x4004 4228
TD33	Transmit frame identifier (Tx Buffer 33)	R/W	CAN1TD33 - 0x4004 4230	CAN2TD33 - 0x4004 4230
TD33	Transmit Identifier (Tx Buffer 33)	R/W	CAN1TD33 - 0x4004 4230	CAN2TD33 - 0x4004 4230
TD33A	Transmit data bytes 1-4 (Tx Buffer 33)	R/W	CAN1TD33A - 0x4004 4234	CAN2TD33A - 0x4004 4234
TD33B	Transmit data bytes 5-8 (Tx Buffer 33)	R/W	CAN1TD33B - 0x4004 4238	CAN2TD33B - 0x4004 4238
TD34	Transmit frame identifier (Tx Buffer 34)	R/W	CAN1TD34 - 0x4004 4240	CAN2TD34 - 0x4004 4240
TD34	Transmit Identifier (Tx Buffer 34)	R/W	CAN1TD34 - 0x4004 4240	CAN2TD34 - 0x4004 4240
TD34A	Transmit data bytes 1-4 (Tx Buffer 34)	R/W	CAN1TD34A - 0x4004 4244	CAN2TD34A - 0x4004 4244
TD34B	Transmit data bytes 5-8 (Tx Buffer 34)	R/W	CAN1TD34B - 0x4004 4248	CAN2TD34B - 0x4004 4248
TD35	Transmit frame identifier (Tx Buffer 35)	R/W	CAN1TD35 - 0x4004 4250	CAN2TD35 - 0x4004 4250
TD35	Transmit Identifier (Tx Buffer 35)	R/W	CAN1TD35 - 0x4004 4250	CAN2TD35 - 0x4004 4250
TD35A	Transmit data bytes 1-4 (Tx Buffer 35)	R/W	CAN1TD35A - 0x4004 4254	CAN2TD35A - 0x4004 4254
TD35B	Transmit data bytes 5-8 (Tx Buffer 35)	R/W	CAN1TD35B - 0x4004 4258	CAN2TD35B - 0x4004 4258
TD36	Transmit frame identifier (Tx Buffer 36)	R/W	CAN1TD36 - 0x4004 4260	CAN2TD36 - 0x4004 4260
TD36	Transmit Identifier (Tx Buffer 36)	R/W	CAN1TD36 - 0x4004 4260	CAN2TD36 - 0x4004 4260
TD36A	Transmit data bytes 1-4 (Tx Buffer 36)	R/W	CAN1TD36A - 0x4004 4264	CAN2TD36A - 0x4004 4264
TD36B	Transmit data bytes 5-8 (Tx Buffer 36)	R/W	CAN1TD36B - 0x4004 4268	CAN2TD36B - 0x4004 4268
TD37	Transmit frame identifier (Tx Buffer 37)	R/W	CAN1TD37 - 0x4004 4270	CAN2TD37 - 0x4004 4270
TD37	Transmit Identifier (Tx Buffer 37)	R/W	CAN1TD37 - 0x4004 4270	CAN2TD37 - 0x4004 4270
TD37A	Transmit data bytes 1-4 (Tx Buffer 37)	R/W	CAN1TD37A - 0x4004 4274	CAN2TD37A - 0x4004 4274
TD37B	Transmit data bytes 5-8 (Tx Buffer 37)	R/W	CAN1TD37B - 0x4004 4278	CAN2TD37B - 0x4004 4278



# Registres des contrôleurs CAN

- Registres de Configuration
  - **Fixer le fonctionnement global du contrôleur**
- Registres du Filtre d'Acceptation
  - **Permet de Filtrer certains messages à l'entrée du contrôleur**
- Registres de Statut
  - **Etat du contrôleur et de ses buffers d'E/S**
- Registres de Transfert
  - **Fonctionnement et données dans les buffers d'émission et de réception**



# Registres de Configuration

- CANxMOD
- CANxBTR
- CANxIER

# Registre CANxMOD

- Fixe le mode de fonctionnement du contrôleur
- Registre 8 bits
  - Bit 0: Mode Reset
    - Permet d'écrire dans les autres registres de config.

Table 194. Mode register (CAN1MOD - address 0xE004 4000, CAN2MOD - address 0xE004 8000) bit description

Bit	Symbol	Value	Function	Reset Value
0	RM <sup>[1][6]</sup>		Reset Mode.	1
		0(normal)	The CAN Controller is in the Operating Mode, and certain registers can not be written.	
		1(reset)	CAN operation is disabled, writable registers can be written and the current transmission/reception of a message is aborted.	

- Autres Bits: permettent de passer en mode
  - Veille (Sleep)
  - Ecoute Seule (Listen Only)
  - Test, etc...



# Registre CANxBTR

- Précise les timings mis en œuvre sur le bus
  - **BRP**: Fixe la période d'horloge du contrôleur
  - **TESG1/TESG2**: Précise le point d'échantillonnage

Table 199. Bus Timing Register (CAN1BTR - address 0xE004 4014, CAN2BTR - address 0xE004 8014) bit description

Bit	Symbol	Value	Function	Reset Value
9:0	BRP		Baud Rate Prescaler. The APB clock is divided by (this value plus one) to produce the CAN clock.	0
13:10	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
15:14	SJW		The Synchronization Jump Width is (this value plus one) CAN clocks.	0
19:16	TESG1		The delay from the nominal Sync point to the sample point is (this value plus one) CAN clocks.	1100
22:20	TESG2		The delay from the sample point to the next nominal sync point is (this value plus one) CAN clocks. The nominal CAN bit time is (this value plus the value in TSEG1 plus 3) CAN clocks.	001
23	SAM		Sampling	
		0	The bus is sampled once (recommended for high speed buses)	0
		1	The bus is sampled 3 times (recommended for low to medium speed buses to filter spikes on the bus-line)	

# Registre CANxIER

- Configuration des interruptions CAN
  - **Déclenchement d'une interruption sur**
    - Réception d'un message (Bit 0)
    - Transmission du message stocké dans les TxBuffers (Bits 1, 9 et 10)

Table 198. Interrupt Enable Register (CAN1IER - address 0xE004 4010, CAN2IER - address 0xE004 8010) bit description

Bit	Symbol	Function	Reset Value	RM Set
0	RIE	Receiver Interrupt Enable. When the Receive Buffer Status is 'full', the CAN Controller requests the respective interrupt.	0	X
1	TIE1	Transmit Interrupt Enable for Buffer1. When a message has been successfully transmitted out of TXB1 or Transmit Buffer 1 is accessible again (e.g. after an Abort Transmission command), the CAN Controller requests the respective interrupt.	0	X

# Registre CANxIER

- Configuration des interruptions CAN
  - **Déclenchement d'une interruption sur**
    - En cas d'erreur de transmission (Bits 2, 5, 7.)
    - Etc...

Table 198. Interrupt Enable Register (CAN1IER - address 0xE004 4010, CAN2IER - address 0xE004 8010) bit description

Bit	Symbol	Function	Reset Value	RM Set
2	EIE	Error Warning Interrupt Enable. If the Error or Bus Status change (see Status Register), the CAN Controller requests the respective interrupt.	0	X
3	DOIE	Data Overrun Interrupt Enable. If the Data Overrun Status bit is set (see Status Register), the CAN Controller requests the respective interrupt.	0	X
4	WUIE	Wake-Up Interrupt Enable. If the sleeping CAN controller wakes up, the respective interrupt is requested.	0	X
5	EPIE	Error Passive Interrupt Enable. If the error status of the CAN Controller changes from error active to error passive or vice versa, the respective interrupt is requested.	0	X
6	ALIE	Arbitration Lost Interrupt Enable. If the CAN Controller has lost arbitration, the respective interrupt is requested.	0	X
7	BEIE	Bus Error Interrupt Enable. If a bus error has been detected, the CAN Controller requests the respective interrupt.	0	X



# Registres du Filtre d'Acceptation

- CANxAFMR
- 7 autres registres permettant de sélectionner
  - Les identifiants reconnus par le contrôleur
  - Les identifiants ignorés par le contrôleur



# Registre CANxAFMR

- Config. du Filtre d'Acceptation des Messages
  - Bits 1 et 0
    - 01: Config du Filtre avec les identifiants à filtrer
    - 10: Pas de filtrage (mode bypass)
    - 00: Filtre opérationnel

Table 217. Acceptance Filter Mode Register (AFMR - address 0xE003 C000) bit description

Bit	Symbol	Value	Description	Reset Value
0	AccOff <sup>[2]</sup>	1	if AccBP is 0, the Acceptance Filter is not operational. All Rx messages on all CAN buses are ignored.	1
1	AccBP <sup>[1]</sup>	1	All Rx messages are accepted on enabled CAN controllers. Software must set this bit before modifying the contents of any of the registers described below, and before modifying the contents of Lookup Table RAM in any way other than setting or clearing Disable bits in Standard Identifier entries. When both this bit and AccOff are 0, the Acceptance filter operates to screen received CAN Identifiers.	0



# Registres de Statut

- Plusieurs registres de statut par contrôleur
  - **CANxGSR** : **Global Status Register**
  - **CANxSR** : **Status Register**
  - **CANTxSR** : **Transmit Status Register**
  - **CANRxSR** : **Receive Status Register**
  - **CANMxSR** : **Miscellaneous Status Register**
- Leurs informations sont parfois redondantes

# Registre CANxSR

- Statut des buffers d'émission/réception
  - **En particulier Bit 2: Etat du Buffer d'émission 1**
    - 0: Buffer verrouillé
      - Car il essaie déjà d'envoyer un autre message sur le bus
    - 1: Buffer disponible
      - On peut envoyer un nouveau message

Table 201. Status Register (CAN1SR - address 0xE004 401C, CAN2SR - address 0xE004 801C) bit description

Bit	Symbol	Value	Function	Reset Value
0	RBS		Receive Buffer Status. This bit is identical to the RBS bit in the CANxGSR.	0
1	DOS		Data Overrun Status. This bit is identical to the DOS bit in the CANxGSR.	0
2	TBS1 <sup>[1]</sup>		Transmit Buffer Status 1.	1
		0(locke)	Software cannot access the Tx Buffer 1 nor write to the corresponding CANxTFI, CANxTID, CANxTDA, and CANxTDB registers because a message is either waiting for transmission or is in transmitting process.	
		1(release)	Software may write a message into the Transmit Buffer 1 and its CANxTFI, CANxTID, CANxTDA, and CANxTDB registers.	
3	TCS1 <sup>[2]</sup>		Transmission Complete Status.	1
		0(incomplete)	The previously requested transmission for Tx Buffer 1 is not complete.	
		1(complete)	The previously requested transmission for Tx Buffer 1 has been successfully completed.	
4	RS		Receive Status. This bit is identical to the RS bit in the GSR.	1



# Registres de Transfert

- Permettent de
  - **Configurer le type de message à envoyer sur le bus**
    - CANxTIDn
    - CANxTFIn
    - CANxTDAn
    - CANxTDBn
  - **Envoyer ce message sur les buffers d'émission**
    - CANxCMR



# Registre CANxTIDn

- Donne l'identifiant pour les messages émis par le buffer d'émission n (n=1,2,3)
  - Inclus au début de chaque message envoyé par le contrôleur
  - En mode CAN standard, l'identifiant est sur 11 bits

Table 208. Transfer Identifier Register (CAN1TID[1/2/3] - address 0xE004 40[34/44/54], CAN2TID[1/2/3] - address 0xE004 80[34/44/54]) bit description

Bit	Symbol	Function	Reset Value	RM Set
10:0	ID	The 11 bit Identifier to be sent in the next transmit message.	0	X
31:11	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA	

# Registre CANxTFIn

- Registre de configuration de la trame de données à envoyer sur le buffer n (n=1,2,3)
  - **Bits 19-16: Fixe la taille du message à transmettre (en nombre d'octets)**

**Table 207. Transmit Frame Information Register (CAN1TFI[1/2/3] - address 0xE004 40[30/40/50], CAN2TFI[1/2/3] - 0xE004 80[30/40/50]) bit description**

Bit	Symbol	Function	Reset Value
7:0	PRI0	If the TPM (Transmit Priority Mode) bit in the CANxMOD register is set to 1, enabled Tx Buffers contend for the right to send their messages based on this field. The buffer with the lowest TX Priority value wins the prioritization and is sent first.	
15:8	-	Reserved.	0
19:16	DLC	Data Length Code. This value is sent in the DLC field of the next transmit message. In addition, if RTR = 0, this value controls the number of Data bytes sent in the next transmit message, from the CANxTDA and CANxTDB registers:  0000-0111 = 0-7 bytes 1xxx = 8 bytes	0

# Registre CANxTDA<sub>n</sub>

- Registre de données du buffer d'émission n (n=1,2,3)
  - En accord avec la configuration de CANxTFIn
  - Le registre CANxTDB<sub>n</sub> permet de donner si besoin la valeur des octets 5 à 8 du message à envoyer

Table 210. Transmit Data Register A (CAN1TDA[1/2/3] - address 0xE004 40[38/48/58], CAN2TDA[1/2/3] - address 0xE004 80[38/48/58]) bit description

Bit	Symbol	Function	Reset Value
7:0	Data 1	If RTR = 0 and DLC ≥ 0001 in the corresponding CANxTFI, this byte is sent as the first Data byte of the next transmit message.	0
15;8	Data 2	If RTR = 0 and DLC ≥ 0010 in the corresponding CANxTFI, this byte is sent as the 2nd Data byte of the next transmit message.	0
23:16	Data 3	If RTR = 0 and DLC ≥ 0011 in the corresponding CANxTFI, this byte is sent as the 3rd Data byte of the next transmit message.	0
31:24	Data 4	If RTR = 0 and DLC ≥ 0100 in the corresponding CANxTFI, this byte is sent as the 4th Data byte of the next transmit message.	0



# Registres CANxCMR

- Permet d'initier une action sur les buffers d'émission et/ou de réception
  - **Bit 0: Demande de transmission**
    - Se fait avec le buffer d'émission sélectionné
  - **Bit 1: Annulation d'une demande de transmission**

Table 195. Command Register (CAN1CMR - address 0xE004 4004, CAN2CMR - address 0xE004 8004) bit description

Bit	Symbol	Value	Function	Reset Value	RM Set
0[1]2	TR		Transmission Request.	0	0
		0 (absent)	No transmission request.		
		1 (present)	The message, previously written to the CANxTFI, CANxTID, and optionally the CANxTDA and CANxTDB registers, is queued for transmission from the selected Transmit Buffer. If at two or all three of STB1, STB2 and STB3 bits are selected when TR=1 is written, Transmit Buffer will be selected based on the chosen priority scheme (for details see <a href="#">Section 12-4.3 "Transmit Buffers (TXB)"</a> )		
1[1]3	AT		Abort Transmission.	0	0
		0 (no action)	Do not abort the transmission.		
		1 (present)	if not already in progress, a pending Transmission Request for the selected Transmit Buffer is cancelled.		



# Registres CANxCMR

- Permet d'initier une action sur les buffers d'émission et/ou de réception
  - **Bit 5-7: Sélection du buffer qui va transmettre le message**
  - **Possibilité de sélectionner plusieurs buffers**
    - **Un système de priorité est alors mis en oeuvre**

Table 195. Command Register (CAN1CMR - address 0xE004 4004, CAN2CMR - address 0xE004 8004) bit description

Bit	Symbol	Value	Function	Reset Value	RM Set
5	STB1		Select Tx Buffer 1.	0	0
		0 (not selected)	Tx Buffer 1 is not selected for transmission.		
		1 (selected)	Tx Buffer 1 is selected for transmission.		
6	STB2		Select Tx Buffer 2.	0	0
		0 (not selected)	Tx Buffer 2 is not selected for transmission.		
		1 (selected)	Tx Buffer 2 is selected for transmission.		
7	STB3		Select Tx Buffer 3.	0	0
		0 (not selected)	Tx Buffer 3 is not selected for transmission.		
		1 (selected)	Tx Buffer 3 is selected for transmission.		

# Registres CANxCMR

- Permet d'initier une action sur les buffers d'émission et/ou de réception
  - **Bit 2: Relâche du buffer de réception**
    - **A effectuer lorsque l'on a récupéré le message stocké dans le buffer de réception**

Table 195. Command Register (CAN1CMR - address 0xE004 4004, CAN2CMR - address 0xE004 8004) bit description

Bit	Symbol	Value	Function	Reset Value	RM Set
2 <sup>[4]</sup>	RRB		Release Receive Buffer.	0	0
		0 (no action)	Do not release the receive buffer.		
		1 (released)	The information in the Receive Buffer (consisting of CANxRFS, CANxRID, and if applicable the CANxRDA and CANxRDB registers) is released, and becomes eligible for replacement by the next received frame. If the next received frame is not available, writing this command clears the RBS bit in the Status Register(s).		

- **Permet également d'acquitter l'interruption si elle a été configurée et activée pour le contrôleur CAN**

# Registres CANxRID

- Contient l'identifiant du message reçu

**Table 203. Receive Identifier Register (CAN1RID - address 0xE004 4024, CAN2RID - address 0xE004 8024) bit description**

Bit	Symbol	Function	Reset Value	RM Set
10:0	ID	The 11 bit Identifier field of the current received message. In CAN 2.0A, these bits are called ID10-0, while in CAN 2.0B they're called ID29-18.	0	X
31:11	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA	

# Registres CANxRSR

- Statut du buffer de réception
  - **Bits 19-16: Permet de connaître la taille du champ de données du message reçu**

Table 202. Receive Frame Status register (CAN1RFS - address 0xE004 4020, CAN2RFS - address 0xE004 8020) bit description

Bit	Symbol	Function	Reset Value	RM Set
19:16	DLC	The field contains the Data Length Code (DLC) field of the current received message. When RTR = 0, this is related to the number of data bytes available in the CANRDA and CANRDB registers as follows:	0	X



# Registre CANxRDA

- Contient le champ de données du message reçu
  - 1 à 8 octets en fonction de l'information de CANxRSR

Table 205. Receive Data register A (CAN1RDA - address 0xE004 4028, CAN2RDA - address 0xE004 8028) bit description

Bit	Symbol	Function	Reset Value	RM Set
7:0	Data 1	If the DLC field in CANRFS $\geq$ 0001, this contains the first Data byte of the current received message.	0	X
15:8	Data 2	If the DLC field in CANRFS $\geq$ 0010, this contains the first Data byte of the current received message.	0	X
23:16	Data 3	If the DLC field in CANRFS $\geq$ 0011, this contains the first Data byte of the current received message.	0	X
31:24	Data 4	If the DLC field in CANRFS $\geq$ 0100, this contains the first Data byte of the current received message.	0	X

## CANxRDB