# 洲江水学

# 本科实验报告

课程名称:	计算机体系结构
姓 名:	
学 院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学 号:	
指导教师:	卜凯

2023年 1月 11日

### 浙江大学实验报告

课程名称: 计算机体系结构 实验类型: 综合

实验项目名称: Lab6: Dynamically Scheduled Pipelines using Scoreboarding

学生姓名: 专业: 计算机科学与技术 学号:

同组学生姓名: 指导老师: 卜凯

实验地点: 曹西 301 实验日期: <u>2023</u>年 <u>1</u>月 <u>11</u>日

## 1 Tasks and requirements

#### 1.1 Tasks

The main tasks of Lab-6 are:

- 1. Redesign the pipelines with IF/IS/RO/FU/WB stages and supporting multicycle operations.
- 2. Design of a scoreboard and integrate it to CPU.

## 1.2Requirements

This experiment would be based on SWORD development board, with xc7k325tffg676-2L FPGA.

We are given a Verilog project complementing a CPU core and other components for debugging on board; this CPU should be able to deal with integer and float point operations. Most of the parts have been finished. There are still one unit we need to complete, it is:

**CtrlUnit.v**. This module is the control module of the whole CPU, and will be designed to support scoreboarding.

When this work is finished, we shall verify the simulation results of a preset program.

# 2 Contents and principles

All of the following principles are based on RISC-V pipelined float-point CPU.

#### 2.1 Scoreboarding

Scoreboarding is a technique to support out-of-order execution of multicycle CPU. Scoreboarding uses 3 tables to indicate the current status of function units:

	Instru	uction Status 😗												R	egister	s Stat	us 🖲						
Instruction	Issue	Operand	Execution	1	Write	RO	R1	R	12 F	R3	R4	R5	R6	R	7 R8	R9	R10	R	1	R12	R13	R14	R15
LD F6 34 R2	1	2	3		4																		
D F2 45 R3	5	6	7			R16	R17	- 1	R18	R19	R20	R2	1	R22	R23	R24	R25	R26	R27	R28	R29	R30	R3
MULT F0 F2 F4	6																						
SUBD F8 F6 F2	7					FO		F1	F2		F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F16
DIVD F10 F0 F6						Mu	lt1		Integer							Add							
ADDD F6 F8 F2						F16	F17		F18	F19	F20	F2		F22	F23	F24	F25	F26	F27	F28	F29	F30	F3
					Fu	nctional	Unit 🗇																
	Time	Name	Busy	Ор	Fi	Fj	Fk	- 1	Qj			Qk			Rj		Rk						
	0	Integer	true	LD	F2		R3								true		true						
		Mult1	true	MULT	F0	F2	F4	- 1	Integer						false		true						
		Mult2	false												true		true						
		Add	true	SUBD	F8	F6	F2				- 1	Integer			true		false						

The first table logs the running status of the **instructions**, especially holding the information about the stages which every instruction has finished; The second table logs the status of the **registers**, especially which function unit will write that register; The third table logs the information of the **function units**, about which unit is dealing with which instruction, and the table contain such entries:

Busy - Indicate whether the unit is busy or not.

Op — Operation to perform in the unit (e.g., addr or subtract).

Fi – Destination register.

Fj, Fk – Source-register numbers.

Qj, Qk – Functional units producing source registers Fj, Fk

Rj, Rk - Flags indicating when Fj, Fk are ready and not yet read. Set to No after operands.

+ FU\_DONE

The **FU\_DONE** signal is set to indicate the first table, giving out the information that a function unit has finished an instruction.

From these tables, we could detect WAR and WAW hazards in out-of-order execution, that information will be passed to ID stage.

In order to use and write the information properly, we also divide ID stage into 2 stages: **IS(Issue)** and **RO(Read Operands)**. **IS** stage decide whether an instruction will be issued by the current scoreboard, and **RO** stage will write information to the scoreboard.

# 3 Steps and data records

## 3.1 Completed Verilog source files

For clarity, we will omit some pre-set code segments, and only analysis the code blocks that we need to fill in.

#### 3.1.1 CtrlUnit.v

In this file, we are requested to finish the parts that maintains the table 2 and 3 of scoreboarding. First, we will detect structural hazards and **WAW** hazards.

```
assign normal_stall = ( use_ALU & FUS[ `FU_ALU][ `BUSY]) |

( use_MEM & FUS[ `FU_MEM][ `BUSY]) |

( use_MUL & FUS[ `FU_MUL][ `BUSY]) |

( use_DIV & FUS[ `FU_DIV][ `BUSY]) |

( use_JUMP & FUS[ `FU_JUMP][ `BUSY]) |

((R_valid | I_valid | L_valid | LUI | AUIPC | JAL | JALR) & RRS[rd]);
```

Then we use the table information to avoid **WAR** hazards. For each function unit we guarantee there are no other units which will use the destination register of current instruction as a source, or both waiting to be written first. As **WAW** hazards have been detected above, we can only check the  $\mathbf{R}_{-\mathbf{i}}$  field of that register.

```
wire ALU_WAR = (

(FUS[`FU_MEM][`SRC1_H: `SRC1_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_MEM][`RDY1]) &

(FUS[`FU_MEM][`SRC2_H: `SRC2_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_MEM][`RDY2]) &

(FUS[`FU_MUL][`SRC1_H: `SRC1_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_MUL][`RDY1]) &

(FUS[`FU_MUL][`SRC2_H: `SRC2_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_MUL][`RDY2]) &

(FUS[`FU_DIV][`SRC1_H: `SRC1_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_DIV][`SRC1_H: `SRC1_L] != FUS[`FU_ALU][`DST_H: `DST_L]

[!FUS[`FU_DIV][`SRC2_H: `SRC2_L] != FUS[`FU_ALU][`DST_H: `DST_L]
```

```
| !FUS[`FU DIV][`RDY2]) &
   (FUS[`FU_JUMP][`SRC1_H: `SRC1_L]!= FUS[`FU_ALU][`DST_H: `DST_L]
       | !FUS[`FU JUMP][`RDY1]) &
   (FUS[`FU JUMP][`SRC2 H: `SRC2 L]!= FUS[`FU ALU][`DST H: `DST L]
       | !FUS[`FU_JUMP][`RDY2])
);
wire MEM_WAR = (
   (FUS[\FU\_ALU][\SRC1\_H:\SRC1\_L] != FUS[\FU\_MEM][\DST\_H:\DST\_L]
       | !FUS[`FU_ALU][`RDY1]) &
   (FUS[\FU\ ALU][\SRC2\ H:\SRC2\ L]\ != FUS[\FU\ MEM][\DST\ H:\DST\ L]
       | !FUS[`FU_ALU][`RDY2]) &
   (FUS[\FU_MUL][\SRC1_H:\SRC1_L] = FUS[\FU_MEM][\DST_H:\DST_L]
       | !FUS[`FU_MUL][`RDY1]) &
   (FUS[\FU_MUL][\SRC2_H:\SRC2_L] = FUS[\FU_MEM][\DST_H:\DST_L]
       | !FUS[`FU_MUL][`RDY2]) &
   (FUS[`FU DIV][`SRC1 H: `SRC1 L] != FUS[`FU MEM][`DST H: `DST L]
       | !FUS[`FU_DIV][`RDY1]) &
   (FUS[\FU_DIV][\SRC2_H:\SRC2_L] != FUS[\FU_MEM][\DST_H:\DST_L]
       | !FUS[`FU_DIV][`RDY2]) &
   (FUS[\ FU\_JUMP][\ SRC1\_H:\ SRC1\_L] != FUS[\ FU\_MEM][\ DST\_H:\ DST\_L]
       | !FUS[`FU_JUMP][`RDY1]) &
   (FUS[`FU JUMP][`SRC2 H: `SRC2 L]!= FUS[`FU MEM][`DST H: `DST L]
       | !FUS[`FU JUMP][`RDY2])
);
wire MUL_WAR = (
   (FUS[`FU_ALU][`SRC1_H: `SRC1_L]!= FUS[`FU_MUL][`DST_H: `DST_L]
       | !FUS[`FU_ALU][`RDY1]) &
   (FUS[`FU_ALU][`SRC2_H: `SRC2_L]!= FUS[`FU_MUL][`DST_H: `DST_L]
       | !FUS[`FU ALU][`RDY2]) &
```

```
(FUS[\FU\_MEM][\SRC1\_H:\SRC1\_L] != FUS[\FU\_MUL][\DST\_H:\DST\_L] 
| !FUS[\FU\_MEM][\RDY1]) &
```

- $(FUS[\FU\_MEM][\SRC2\_H:\SRC2\_L] != FUS[\FU\_MUL][\DST\_H:\DST\_L]$   $| !FUS[\FU\_MEM][\RDY2]) \&$
- (FUS[`FU\_DIV][`SRC1\_H: `SRC1\_L] != FUS[`FU\_MUL][`DST\_H: `DST\_L] | !FUS[`FU\_DIV][`RDY1]) &
- $(FUS[\FU_DIV][\SRC2_H:\SRC2_L] != FUS[\FU_MUL][\DST_H:\DST_L]$   $| !FUS[\FU_DIV][\RDY2]) \&$
- $(FUS[`FU\_JUMP][`SRC1\_H: `SRC1\_L]!=FUS[`FU\_MUL][`DST\_H: `DST\_L]\\ | !FUS[`FU\_JUMP][`RDY1]) &$
- $(FUS[\FU_JUMP][\SRC2_H: \SRC2_L]!= FUS[\FU_MUL][\DST_H: \DST_L]$  $| !FUS[\FU_JUMP][\RDY2])$

);

#### wire DIV\_WAR = (

- $(FUS[\FU\_ALU][\SRC1\_H:\SRC1\_L] != FUS[\FU\_DIV][\DST\_H:\DST\_L]$   $| !FUS[\FU\_ALU][\RDY1]) \&$
- $(FUS[\FU\_ALU][\SRC2\_H:\SRC2\_L] != FUS[\FU\_DIV][\DST\_H:\DST\_L]$   $| !FUS[\FU\_ALU][\RDY2]) \&$
- (FUS[`FU\_MEM][`SRC1\_H: `SRC1\_L]!= FUS[`FU\_DIV][`DST\_H: `DST\_L]
  | !FUS[`FU\_MEM][`RDY1]) &
- $(FUS[\FU_MEM][\SRC2_H: \SRC2_L] != FUS[\FU_DIV][\DST_H: \DST_L]$   $| !FUS[\FU_MEM][\RDY2]) \&$
- $(FUS[`FU\_MUL][`SRC1\_H: `SRC1\_L] != FUS[`FU\_DIV][`DST\_H: `DST\_L] \\ | !FUS[`FU\_MUL][`RDY1]) \&$
- $(FUS[`FU\_MUL][`SRC2\_H: `SRC2\_L] != FUS[`FU\_DIV][`DST\_H: `DST\_L] \\ | !FUS[`FU\_MUL][`RDY2]) \&$
- $(FUS[\FU_JUMP][\SRC1_H: \SRC1_L]! = FUS[\FU_DIV][\DST_H: \DST_L] \\ | !FUS[\FU_JUMP][\RDY1]) \&$
- (FUS[`FU\_JUMP][`SRC2\_H: `SRC2\_L]!= FUS[`FU\_DIV][`DST\_H: `DST\_L]

```
wire JUMP_WAR = (
   (FUS[`FU_ALU][`SRC1_H: `SRC1_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[ `FU_ALU][ `RDY1]) &
   (FUS[\FU\_ALU][\SRC2\_H:\SRC2\_L] != FUS[\FU\_JUMP][\DST\_H:\DST\_L]
       | !FUS[`FU_ALU][`RDY2]) &
   (FUS[`FU_MEM][`SRC1_H: `SRC1_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[`FU_MEM][`RDY1]) &
   (FUS[\FU\ MEM][\SRC2\ H:\SRC2\ L] != FUS[\FU\ JUMP][\DST\ H:\DST\ L]
       | !FUS[`FU_MEM][`RDY2]) &
   (FUS[`FU_MUL][`SRC1_H: `SRC1_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[`FU_MUL][`RDY1]) &
   (FUS[`FU_MUL][`SRC2_H: `SRC2_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[`FU MUL][`RDY2]) &
   (FUS[`FU_DIV][`SRC1_H: `SRC1_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[`FU_DIV][`RDY1]) &
   (FUS[`FU_DIV][`SRC2_H: `SRC2_L]!= FUS[`FU_JUMP][`DST_H: `DST_L]
       | !FUS[`FU_DIV][`RDY2])
);
   If any instruction successfully entered RO stage, we update the table. First update
table 3:
FUS[use_FU][`SRC1_H:`SRC1_L] <= src1;
```

FUS[use\_FU][`SRC2\_H:`SRC2\_L] <= src2;

FUS[use\_FU][`DST\_H:`DST\_L] <= dst;

FUS[use\_FU][`FU1\_H:`FU1\_L] <= fu1;

FUS[use\_FU][`FU2\_H: `FU2\_L] <= fu2;

 $FUS[use\_FU][`OP\_H: `OP\_L] <= op;$ 

 $FUS[use\_FU][`RDY1] <= rdy1;$ 

```
FUS[use\_FU][`RDY2] <= rdy2;
if (FUS[`FU_JUMP][`RDY1] & FUS[`FU_JUMP][`RDY2]) begin
 // JUMP
 FUS[\FU_JUMP][\RDY1] \le 1'bo;
 FUS[\ FU\_JUMP][\ RDY2] \le 1'bo;
end
else if (FUS[`FU_ALU][`RDY1] & FUS[`FU_ALU][`RDY2]) begin
 // ALU
 FUS[\FU\_ALU][\RDY1] <= 1'bo;
 FUS[\ FU \ ALU][\ RDY2] \le 1'bo;
end
else if (FUS[`FU_MEM][`RDY1] & FUS[`FU_MEM][`RDY2]) begin
 // MEM
 FUS[\FU\_MEM][\RDY1] \le 1'bo;
 FUS[\FU\_MEM][\RDY2] \le 1'bo;
end
else if (FUS[`FU_MUL][`RDY1] & FUS[`FU_MUL][`RDY2]) begin
 // MUL
 FUS[\ FU\_MUL][\ RDY1] <= 1'bo;
 FUS[\FU_MUL][\RDY2] \le 1'bo;
end
else if (FUS[`FU DIV][`RDY1] & FUS[`FU DIV][`RDY2]) begin
 // DIV
 FUS[\ FU\_DIV][\ RDY1] \le 1'bo;
 FUS[\FU \ DIV][\RDY2] <= 1'bo;
end
//EX
FUS[`FU_ALU][`FU_DONE] <= FUS[`FU_ALU][`FU_DONE] | ALU_done;
FUS[`FU MEM][`FU DONE] <= FUS[`FU MEM][`FU DONE] | MEM done;
```

```
FUS[`FU_MUL][`FU_DONE] <= FUS[`FU_MUL][`FU_DONE] | MUL_done;
FUS[`FU_DIV][`FU_DONE] <= FUS[`FU_DIV][`FU_DONE] | DIV_done;
FUS[`FU_JUMP][`FU_DONE] <= FUS[`FU_JUMP][`FU_DONE] | JUMP_done;
   At WB stage (when an instruction is done), we clear the table entry affected by
this instruction from table 2 and 3, and set R_i fields of other entries.
// WB
if (FUS[`FU_JUMP][`FU_DONE] & JUMP_WAR) begin
   FUS[`FU JUMP] <= 32'bo;
   RRS[FUS[`FU\_JUMP][`DST\_H:`DST\_L]] \le 3'bo;
// ensure RAW
 If (FUS[`FU_ALU][`FU1_H: `FU1_L] == `FU_JUMP)
   FUS[`FU_ALU][`RDY1]<=1'b1;
 If (FUS[`FU_MEM][`FU1_H: `FU1_L] == `FU_JUMP)
   FUS[\ FU\_MEM][\ RDY1] <=1'b1;
 If(FUS[\FU] MUL][\FU1] H: \FU1] L] == \FU] JUMP)
   FUS[`FU_MUL][`RDY1]<=1'b1;
 If (FUS[`FU_DIV][`FU1_H: `FU1_L] == `FU_JUMP)
   FUS[\ FU\_DIV][\ RDY1] <=1'b1;
 if (FUS[`FU_ALU][`FU2_H: `FU2_L] == `FU_JUMP)
   FUS[\ FU \ ALU][\ RDY2] < =1'b1;
 if (FUS[`FU_MEM][`FU2_H: `FU2_L] == `FU_JUMP)
   FUS[`FU_MEM][`RDY2]<=1'b1;
 if (FUS[`FU MUL][`FU2 H: `FU2 L] == `FU JUMP)
   FUS[`FU_MUL][`RDY2]<=1'b1;
 if (FUS[`FU_DIV][`FU2_H: `FU2_L] == `FU_JUMP)
   FUS[\FU_DIV][\RDY2] <=1'b1;
end
```

// ALU

```
if (FUS[`FU ALU][`FU DONE] & ALU WAR) begin
 FUS[`FU ALU] <= 32'bo;
 RRS[FUS[`FU ALU][`DST H: `DST L]] <= 3'bo;
// ensure RAW
 if (FUS[`FU_JUMP][`FU1_H: `FU1_L] == `FU_ALU)
   FUS[`FU_JUMP][`RDY1]<=1'b1;
 if (FUS[`FU MEM][`FU1 H:`FU1 L] == `FU ALU)
   FUS[\ FU\_MEM][\ RDY1] <=1'b1;
 if (FUS[`FU_MUL][`FU1_H: `FU1_L] == `FU_ALU)
   FUS[`FU_MUL][`RDY1]<=1'b1;
 if (FUS[`FU_DIV][`FU1_H: `FU1_L] == `FU_ALU)
   FUS[`FU_DIV][`RDY1]<=1'b1;
 if (FUS[`FU_JUMP][`FU2_H: `FU2_L] == `FU_ALU)
   FUS[`FU_JUMP][`RDY2]<=1'b1:
 if (FUS[`FU MEM][`FU2 H: `FU2 L] == `FU ALU)
   FUS[`FU_MEM][`RDY2]<=1'b1;
 if (FUS[`FU_MUL][`FU2_H: `FU2_L] == `FU_ALU)
   FUS[`FU_MUL][`RDY2]<=1'b1;
 if (FUS[`FU_DIV][`FU2_H: `FU2_L] == `FU_ALU)
   FUS[\ FU\ DIV][\ RDY2] <=1'b1:
end
// MEM
if (FUS[`FU MEM][`FU DONE] & MEM WAR) begin
 FUS[`FU\_MEM] \le 32'bo;
 RRS[FUS[`FU\_MEM][`DST\_H:`DST\_L]] \le 3'bo;
```

if (FUS[`FU JUMP][`FU1 H: `FU1 L] == `FU MEM)

// ensure RAW

```
FUS[\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ]
 if (FUS)^TU ALU^TT FU1 H: TU1 L == TU MEM)
   FUS[\FU \ ALU][\RDY1] <= 1'b1;
 if (FUS[`FU MUL][`FU1 H: `FU1 L] == `FU MEM)
   FUS[\ FU\_MUL][\ RDY1] <=1'b1;
 if (FUS[`FU_DIV][`FU1_H: `FU1_L] == `FU_MEM)
   FUS[\FU] DIV[\RDY1] <= 1'b1;
 if (FUS[`FU_JUMP][`FU2_H: `FU2_L] == `FU_MEM)
   FUS[\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ]
 if (FUS[`FU_ALU][`FU2_H: `FU2_L] == `FU_MEM)
   FUS[`FU_ALU][`RDY2]<=1'b1;
 if (FUS[`FU_MUL][`FU2_H: `FU2_L] == `FU_MEM)
   FUS[`FU_MUL][`RDY2]<=1'b1;
 if (FUS[`FU_DIV][`FU2_H: `FU2_L] == `FU_MEM)
   FUS[\FU] = 1'b1;
end
// MUL
if (FUS[`FU_MUL][`FU_DONE] & MUL_WAR) begin
 FUS[`FU\_MUL] <= 32'bo;
 RRS[FUS[`FU\_MUL][`DST\_H:`DST\_L]] \le 3'bo;
// ensure RAW
 if (FUS[`FU_JUMP][`FU1_H: `FU1_L] == `FU_MUL)
   FUS[\FU] = 1'b1;
 if (FUS[`FU_ALU][`FU1_H: `FU1_L] == `FU_MUL)
   FUS[`FU_ALU][`RDY1]<=1'b1;
 if (FUS[`FU_MEM][`FU1_H: `FU1_L] == `FU_MUL)
   FUS[\ FU\_MEM][\ RDY1] <=1'b1;
 if (FUS[`FU DIV][`FU1 H: `FU1 L] == `FU MUL)
```

if (FUS[`FU\_JUMP][`FU2\_H: `FU2\_L] == `FU\_MUL)  $FUS[\FU] = 1'b1;$ if (FUS[`FU\_ALU][`FU2\_H: `FU2\_L] == `FU\_MUL)  $FUS[\ FU\_ALU][\ RDY2] <=1'b1;$ if (FUS[`FU\_MEM][`FU2\_H: `FU2\_L] == `FU\_MUL)  $FUS[\FU] = 1'b1;$ if (FUS[`FU\_DIV][`FU2\_H: `FU2\_L] == `FU\_MUL)  $FUS[\ FU \ DIV][\ RDY2] <=1'b1;$ end // DIV if (FUS[`FU\_DIV][`FU\_DONE] & DIV\_WAR) begin  $FUS[\FU\_DIV] \le 32'bo;$  $RRS[FUS[`FU\_DIV][`DST\_H:`DST\_L]] \le 3'bo;$ // ensure RAW if (FUS[`FU\_JUMP][`FU1\_H:`FU1\_L] == `FU\_DIV)  $FUS[\FU_JUMP][\RDY1] <=1'b1;$ *if* (FUS[`FU\_ALU][`FU1\_H: `FU1\_L] == `FU\_DIV) *FUS[`FU\_ALU][`RDY1]*<=1'b1; if (FUS[`FU MEM][`FU1 H: `FU1 L] == `FU DIV)  $FUS[\ FU\_MEM][\ RDY1] <=1'b1;$ if (FUS[`FU\_MUL][`FU1\_H: `FU1\_L] == `FU\_DIV)  $FUS[\FU] = 1'b1;$ if (FUS[`FU\_JUMP][`FU2\_H: `FU2\_L] == `FU\_DIV) *FUS*[`*FU\_JUMP*][`*RDY2*]<=1'b1; if (FUS[`FU\_ALU][`FU2\_H: `FU2\_L] == `FU\_DIV)


 $FUS[\FU \ ALU][\RDY2] <=1'b1;$ 


```
if (FUS[`FU\_MEM][`FU2\_H: `FU2\_L] == `FU\_DIV) \\ FUS[`FU\_MEM][`RDY2] <= 1'b1; \\ if (FUS[`FU\_MUL][`FU2\_H: `FU2\_L] == `FU\_DIV) \\ FUS[`FU\_MUL][`RDY2] <= 1'b1; \\
```


end


## 3.2Implementation results

Here we record all our behavioral simulation results. Most will not be used for analysis.











Name	Value	33, 000.000 ns	33, 500.000 ns	34,000.000 ns	34,500.000 ns	35, 000. 000 ns	35, 500. 000 ns	36,000.000 ns	36,500.000 ns	37,000.000 ns	37, 500. 000 ns	38, 000. 000 ns	38, 500.000 ns	39, 000.000 ns	
1₫ debug_clk	0														
₩ rst	0														
> W PC_IF[31:0]	0000001	00000000							00000004						
> <b>W</b> inst_IF[31:0]	0140238	00000013							00402103						
> W PC_IS[31:0]	0000001	00000008							00000000						
> <b>W</b> inst_IS[31:0]	0100230							0000	0013						
> <b>W</b> rs1_addr_ctrl[4:0]	00								ó						
> 😻 rs1_data_R0[31:0]	0000000							0000	0000						
> <b>W</b> rs2_addr_ctrl[4:0]	00								Ó						
> W rs2_data_R0[31:0]	0000000	0000000													
1 FU_mem_EN	1														
RegWrite_ctrl     Reg	0														
> 👫 [1][31:0]	0000001	$\pm$						00	880000						
> 💖 [2][31:0]	0000000							0000	0008						
> 🕨 [4][31:0]	0000001							0000	0010						
1 FU_mul_EN	0														
14 FU_div_EN	0														
1 FU_mul_finish	0														
↓ FU_div_finish	0														



# 4 Analysis of the results

Here we only discuss some typical results.

#### 4.1 Structural hazard avoidance



Consider the result in 7500ns to 10500ns. The mentioned instructions are:

PC: 0x00000004, Inst: 0x00402103, **lw x2, 4(x0)** 

PC: 0x00000008, Inst: 0x00802203, **lw x4, 8(x0)** 

PC: 0x0000000c, Inst: 0x004100b3, add x1, x2, x4

As there are only one **FU\_MEM** function unit, there produced a **structural hazard**. We could see, after the function during 9300-9700ns, the register was successfully written by the first instruction. Then the second instruction is issued during 9700ns-10100ns.

The third has no dependency so it's issued in 10100-10500ns as predicted.

Following are the on-board results of this situation:

```
Zhejiang University Computer Organization Experimental
                              SOC Test Environment (With RISC-U)
   x0:zero 00000000
                           x01: ra 00000000
                                                   x02: sp 00000000
x06: t1 00000000
   ×04: tp 00000000
                                                                          ×03: gp 90000000
×07: t2 00000000
                           x05: t0 00000000
   8:fps0 00000000
                           x09: s1 00000000
                                                   ×10: a0 00000000
  ×12: a2 00000000
                                                                          ×11: a1 00000000
                           ×13: a3 00000000
                                                   ×14: a4 00000000
                                                                          ×15: a5 000000000
  ×16: a6 00000000
                           ×17: a7 00000000
                                                   ×18: s2 00000000
                                                                          x19: s3 00000000
  <20: s4 00000000
<24: s8 00000000
                           x21: s5 00000000
                                                   x22: s6 00000000
                                                                          x23: s7 000000000
                           x25: s9 000000000
                                                   x26:s10 000000000
                                                                          x27:s11 000000000
  ×28: t3 00000000
                           x29: t4 00000000
                                                   ×30: t5 00000000
                                                                          x31: t6 00000000
                          mem-wri 00000000
mulres- 00000000
                          jmpCtrl 80800008
rd-addr 80800000
RAM:000 00000000
RAM:004 00000000
RAM:008 00000000
RAM:00C 00000000
                          RAM:001 00000000
                                                    RAM:002 00000000
                                                                           RAM:003 00000000
                          RAM:005 00000000
                                                    RAM:006 00000000
                                                                           RAM:007 00000000
                                                                           RAM:00B 00000000
                          RAM:009 00000000
                                                    RAM:00A 00000000
                                                                           RAM:00F 00000000
                                                    RAM:00E 00000000
                          RAM:00D 00000000
                                                                           RAM:013 00000000
                                                    RAM:012 00000000
                          RAM:011 00000000
RAM:010 00000000
                                                                           RAM:017 00000000
RAM:014 00000000
RAM:018 00000000
RAM:01C 00000000
RAM:020 00000000
                                                    RAM:016 00000000
                          RAM:015 00000000
                                                                            RAM:01B 00000000
                                                    RAM:01A 00000000
                          RAM:019 00000000
                                                                            RAM:01F 00000000
                                                    RAM:01E 00000000
                          RAM:01D 00000000
                                                                            RAM:023 00000000
                          RAM:021 00000000
                                                    RAM:022 00000000
                                                                            RAM:027 00000000
                                                    RAM:026 00000000
                          RAM:025 00000000
RAM:024 00000000
```

Before issuing the first lw.

```
Zhejiang University Computer Organization Experimental
                           SOC Test Environment (With RISC-U)
  @:zero 00000000
                         x01: ra 00000000
                                               x02: sp 00000000
x06: t1 00000000
  x04: tp 00000000
x8:fps0 00000000
                                                                    ×03: gp 00000000
×07: t2 00000000
                         x05: t0 00000000
                         x09: s1 00000000
                                               ×10: a0 00000000
                                                                    ×11: a1 00000000
  x12: a2 00000000
                         ×13: аЗ ОООООООО
                                               ×14: a4 00000000
                                                                    ×15: a5 00000000
  ×16: a6 00000000
                        ×17: a7 00000000
                                               ×18: s2 00000000
  <20: s4 00000000
<24: s8 00000000
                                                                    ×19: s3 00000000
                         x21: s5 00000000
                                               x22: s6 00000000
                                                                     x23: s7 000000000
                        x25: s9 00000000
                                               x26:s10 00000000
                                                                     x27:s11 00000000
 ×28: t3 00000000
                        ×29: t4 00000000
                                               ×30: t5 00000000
                                                                     x31: t6 00000000
                        Imm-FU 88888888
ALUCTrl 88888888
                        RAM:000 00000000
                        RAM:001 00000000
                                               RAM:002 00000000
                                                                      RAM:003 00000000
RAM:004 00000000
                        RAM:005 00000000
                                               RAM:006 00000000
                                                                      RAM:007 00000000
RAM:008 00000000
                        RAM:009 00000000
                                               RAM:00A 00000000
                                                                      RAM:00B 00000000
                                                                      RAM:00F
                        RAM:00D 00000000
                                               RAM:00E 00000000
RAM:00C 00000000
                                                                      RAM:013 00000000
                                               RAM:012 00000000
                        RAM:011 00000000
         00000000
                                                                      RAM:017 00000000
                                               RAM:016 00000000
         00000000
                        RAM:015 00000000
                                                                      RAM:01B 00000000
                                               RAM:01A 00000000
                        RAM:019 00000000
         00000000
                                                                      RAM:01F 00000000
                        RAM:01D 00000000
                                               RAM:01E 00000000
RAM:01C 00000000
RAM:020 00000000
RAM:024 00000000
                                                                      RAM:023 00000000
                                               RAM:022 00000000
                        RAM:021 00000000
                                                                      RAM:027 00000000
                                               RAM:026 00000000
                        RAM: 025 00000000
```

Issued, **mem\_EN** is set to 1.


```
Zhejiang University Computer Organization Experimental
                             SOC Test Environment (With RISC-U)
    0:zero 00000000
                           ×01: ra 00000000
                                                  x02: sp 00000008
x06: t1 00000000
   ×04: tp 00000000
                                                                         ×93:
                                                                              gp 80000000
                           x05: t0 00000000
   ×8:fps0 00000000
×12: a2 00000000
                                                                        x07: t2 000000000
                           ×09: s1
                                    00000000
                                                  ×10: a0 00000000
                                                                        ×11: a1 00000000
            00000000
                           ×13: a3 00000000
                                                  ×14: a4 00000000
   ×16: a6 00000000
                                                                        x15: a5 000000000
                           ×17: а7 00000000
                                                  ×18: s2 00000000
   ×20: s4 00000000
×24: s8 00000000
                                                                        ×19: s3 00000000
                          x21: s5 00000000
                                                  x22: s6 000000000
                                                                         x23: s7 000000000
                          x25: s9 000000000
                                                  x26:s10 000000000
                                                                         x27:s11 000000000
   ×28: t3 00000000
                          x29: t4 00000000
                                                  ×30: t5 00000000
                                                                         x31: t6 00000000
                                                  PC-jump 000000000
DaToReg 00000001
RAM:000 00000000
RAM:004 00000000
RAM:008 00000000
                          RAM:001 00000000
                                                  RAM:002 00000000
                                                                          RAM:003 00000000
                          RAM:005 00000000
                                                  RAM:006 00000000
                                                                         RAM:007 000000000
                          RAM:009 00000000
                                                  RAM:00A 00000000
                                                                          RAM:00B
                                                                                   00000000
RAM:00C 00000000
                          RAM:00D 00000000
                                                  RAM:00E 00000000
                                                                          RAM:00F
                                                                                   00000000
RAM:010 00000000
RAM:014 00000000
RAM:018 00000000
RAM:01C 00000000
                         RAM:011 00000000
                                                  RAM:012 00000000
                                                                          RAM:013 00000000
                         RAM:015 00000000
                                                  RAM:016 00000000
                                                                          RAM:017 00000000
                                                                          RAM:01B 00000000
                         RAM:019 00000000
                                                  RAM:01A 00000000
                                                                          RAM:01F 00000000
                         RAM:01D 00000000
                                                  RAM:01E 00000000
                                                                          RAM:023 000000000
RAM:020 00000000
                         RAM:021 00000000
                                                  RAM:022 000000000
                                                                          RAM:027 00000000
                                                  RAM:026 00000000
                         RAM:025 00000000
RAM:024 00000000
```

After 3 cycles, the instruction finished, and **RegWrite** is set.

```
Zhejiang University Computer Organization Experimental
                             SUC Test Environment (With RISC-U)
   x0:zero 00000000
                           x01: ra 00000000
                                                  x02: sp 00000008
x06: t1 00000000
                                                                        x03: gp 00000000
x07: t2 00000000
   ×04: tp 00000000
×8:fps0 00000000
                           x05: t0 00000000
                           x09: s1 00000000
                                                  ×10: a0 00000000
                                                                         ×11: a1 00000000
   x12: a2 00000000
                           x13: a3 000000000
                                                  ×14: a4 00000000
   ×16: a6 00000000
                                                                         ×15: a5 00000000
                          ×17: a7 00000000
                                                  x18: s2 000000000
                                                                         ×19: s3 00000000
        54
            00000000
                          x21: s5 000000000
                                                  x22: s6 000000000
                                                                         x23: s7 000000000
   ×24: s8 00000000
                          x25: s9 000000000
                                                  x26:s10 000000000
                                                                         x27:s11 000000000
   <28: t3 00000000
                          x29: t4 000000000
                                                  x30: t5 00000000
                                                                         x31: t6 00000000
           888888888
88888888
88888888
88888888
                                                  MUM-RO 00000000
u-b-h-w 000000002
                          jmpCtrl 99699999
rd-addr 99699999
                                                  PC jump 808888888
DaToReg 8088888
 RAM:000 00000000
                          RAM:001 00000000
                                                  RAM:002 00000000
                                                                          RAM:003 00000000
RAM:804 88888888
RAM:808 8888888
RAM:88C 8888888
RAM:818 888888
                          RAM:005 00000000
                                                  RAM:006 000000000
                                                                          RAM:007
                                                                                   00000000
                         RAM:009 00000000
                                                  RAM:00A 00000000
                                                                          RAM: 00B
                                                                                   00000000
                         RAM:00D 00000000
                                                  RAM:00E 00000000
                                                                          RAM:00F
                                                                                   00000000
                         RAM:011 00000000
                                                  RAM:012 000000000
                                                                          RAM:013 00000000
RAM:014 00000000
                         RAM:015 00000000
                                                  RAM:016 00000000
                                                                          RAM:017 00000000
RAM:018 00000000
                         RAM:019 00000000
                                                  RAM:01A 00000000
                                                                          RAM:01B 00000000
RAM:01C 00000000
                         RAM:01D 00000000
                                                  RAM:01E 00000000
                                                                          RAM:01F
                                                                                    00000000
RAM:020 00000000
                         RAM:021 00000000
                                                  RAM:022 00000000
                                                                           RAM:023 00000000
RAM:024 00000000
                         RAM: 025 00000000
                                                  RAM:026 00000000
                                                                           RAM:027 00000000
```

After another 1 cycle the next instruction was issued normally.

#### 4.2WAW hazard avoidance



Consider the result in 10100ns to 13700ns. The mentioned instructions are:

PC: 0x0000000c, Inst: 0x004100b3, add x1, x2, x4

PC: 0x00000010, Inst: 0xfff08093, addi x1, x1, -1

PC: 0x00000014, Inst: 0x00c02283, **lw x5, 12(x0)** 

We could see the second instruction has a **data dependency** on the first instruction, so it has to wait to be issued after the first instruction is finished. We see the first instruction finished in 12500-12900ns, and in the next cycle the second is issued. (However, this example may be not so clear, as it is also a structural hazard.)

The third has no dependency so it's issued in the next cycle as predicted.

Following are the on-board results:

```
Zhejiang University Computer Organization Experimental
                      SOC Test Environment (With RISC-V)
    ro 00000000
                    ×01: ra 00000000
                                          x02: sp 00000008
                                                              ×03: gp 00000000
×07: tZ 00000000
       00000000
                    x05: t0 00000000
                                          x06: t1 00000000
       00000000
                    x09: s1 00000000
                                          ×10: a0 000000000
                                                              ×11: a1 00000000
       00000000
                    ×13: a3 00000000
                                          ×14: a4 00000000
                                                              ×15: a5 00000000
                    ×17: a7 00000000
                                          x18: s2 00000000
                                                               ×19: s3 00000000
      00000000
                    x21: s5 00000000
                                          x22: s6 00000000
                                                               x23: s7 00000000
      00000000
                    x25: s9 00000000
                                          x26:s10 000000000
                                                               x27:s11 00000000
      00000000
                    x29: t4 00000000
                                          x30: t5 000000000
                                                               ×31: t6 00000000
 888 88888888
884 88888888
888 88888888
88C 88888888
                   RAM:001 00000000
                                          RAM:002 00000000
                                                                RAM:003 00000000
                                                                RAM:007 00000000
                   RAM:005 00000000
                                          RAM:006 00000000
                   RAM:009 00000000
                                                                RAM:00B 00000000
                                          RAM:00A 00000000
                                          RAM:00E 00000000
                                                                RAM:00F 00000000
                   RAM:00D 00000000
                                                                RAM:013 00000000
  10 00000000
                   RAM:011 00000000
                                          RAM:012 00000000
                                          RAM:016 000000000
                                                                RAM:017 00000000
                   RAM:015 00000000
  14 00000000
                                                                 RAM:01B 00000000
                   RAM:019 00000000
                                          RAM:01A 00000000
 18 000000000
                                                                 RAM:01F 00000000
                   RAM:01D 00000000
                                          RAM:01E 00000000
 1C 000000000
                                                                 RAM:023 00000000
                   RAM:021 00000000
                                          RAM:022 00000000
 20 00000000
                                                                 RAM:027 00000000
                                          RAM:026 00000000
                   RAM:025 00000000
024 000000000
```

Add instruction issued.

```
Zhejiang University Computer Organization Experimental
                               SOC Test Environment (With RISC-U)
91: ra 80000018 ×02: sp 80000008
95: t0 9000000 ×86: t1 80000000
      8:zero 00000000
                             ×01: ra 00000018
     04: tp 00000010
                                                                          ×03: gp 90000000
×07: t2 00000000
                             x05: t0 00000000
     8:fps0 00000000
12: a2 00000000
                             x09: s1 00000000
     12: a2 00000000
16: a6 00000000
                                                    ×10: a0 00000000
             ООООООО
                            ×13: a3 00000000
                                                                           ×11: a1 00000000
                                                    ×14: a4 00000000
                                                                          x15: a5 000000000
x19: s3 00000000
                             ×17: a7 00000000
                                                    x18: s2 00000000
    20: s4 00000000
24: s8 00000000
                            ×21: s5 00000000
                                                    x22: s6 000000000
            00000000
                                                                           x23: s7 000000000
                            x25: s9 00000000
                                                    x26:s10 000000000
         t3 00000000
                                                                           x27:s11 00000000
                            x29: t4 00000000
                                                     ×30: t5 00000000
                                                                           x31: t6 00000000
 RAM:000 00000000
RAM:004 00000000
RAM:008 00000000
                                                                             RAM:003 00000000
RAM:007 00000000
                            RAM:001 00000000
                                                     RAM:002 00000000
                            RAM:005 00000000
                                                     RAM:006 00000000
                           RAM:009 00000000
                                                                             RAM:00B 00000000
                                                     RAM:00A 00000000
           00000000
                           RAM:00D 00000000
                                                     RAM:00E 00000000
                                                                             RAM:00F 00000000
                                                                             RAM:013 00000000
                                                     RAM:012 00000000
 RAM:010 00000000
                           RAM:011 00000000
                                                                             RAM:017 00000000
                                                     RAM:016 00000000
                           RAM:015 00000000
RAM:014 00000000
                                                                              RAM:01B 00000000
                           RAM:019 00000000
                                                     RAM:01A 00000000
RAM:018 00000000
                                                                              RAM:01F 00000000
                                                     RAM:01E 00000000
                           RAM:01D 00000000
RAM:01C 00000000
                                                     RAM:022 00000000
                                                                              RAM:023 00000000
                           RAM:021 00000000
RAM:020 00000000
                                                                              RAM:027 00000000
                                                     RAM:026 00000000
                           RAM: 025 00000000
RAM:024 00000000
```

Its **RegWrite** cycle.



The data-dependent instruction was issued after the first finished.

#### 4.3WAR hazard avoidance



Consider the result in 26500ns to 31700ns. The mentioned instructions are:

PC: 0x00000054, Inst: 0x0223c433, **div x8, x7, x2** 

PC: 0x00000058, Inst: 0x025204b3, mul x9, x4, x5

PC: 0x0000005c, Inst: 0x022404b3, **mul x9, x8, x2** 

PC: 0x00000060, Inst: 0x00400113, addi x2, x0, x4

We could see the fourth instruction may produce a **WAR** hazard with the first instruction, so it has to wait to be dealt after the first instruction is finished.

However, the first instruction is a divide function, so it will cost very many cycles... In fact, it was finished in 41700-42100ns. Before it was finished, the two multiply operations have long been finished, and it is truly **out-of-order execution**.



After that division finished, the ALU instruction finished in 42500-42900ns. A **WAR** hazard is avoided by enforcing order.

Following are the on-board results:

```
Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-U)
  0:zero 00000000
04: tp 00000010
                         ×01: ra 00000048
                                                x02: sp 00000008
x06: t1 FFFF0000
                                                                        ×03: gp 80000000
                         x05: t0 00000014
  8:fps0 00000000
                                                                        x07: t2 00000000
                         x09: s1
                                   00000000
                                                 ×10: a0 000000000
                                                                        ×11: a1 00000000
          00000000
                         ×13: a3 00000000
                                                ×14: a4 00000000
×18: s2 00000000
                                                                        ×15: a5 000000000
          00000000
                         ×17: a7
                                   00000000
                                                                        ×19: s3 000000000
          00000000
                         x21: s5 000000000
                                                 x22: s6 00000000
                                                                        x23: s7 000000000
      s8 00000000
                         x25: s9 00000000
                                                 x26:s10 000000000
                                                                        x27:s11 00000000
      t3 000000000
                         x29: t4 00000000
                                                 x30: t5 00000000
                                                                         x31: t6 00000000
                        RAM: 000 00000000
                        RAM:001 00000000
                                                 RAM:002 00000000
                                                                         RAM:003 00000000
         00000000
                        RAM:005 00000000
                                                 RAM:006 00000000
                                                                         RAM:007
RAM:008 00000000
                        RAM:009 00000000
                                                 RAM:00A 00000000
                                                                         RAM:00B
        00000000
                        RAM:00D 00000000
                                                 RAM:00E 00000000
                                                                         RAM:00F
 M:818 80808088
M:814 80808088
1:818 80808088
1:81C 80808080
1:828 80808080
1:824 80808080
                        RAM:011 00000000
                                                 RAM:012 00000000
                                                                         RAM:013 00000000
                        RAM:015 00000000
                                                 RAM:016 00000000
                                                                         RAM:017 00000000
                        RAM:019 00000000
                                                 RAM:01A 00000000
                                                                         RAM:01B 00000000
                                                 RAM:01E 00000000
RAM:022 00000000
                        RAM:01D 00000000
                                                                         RAM:01F
                        RAM:021 00000000
                                                                         RAM:023 00000000
                        RAM:025 00000000
                                                 RAM:026 00000000
                                                                         RAM:027 000000000
```

Issuing the div instruction.

```
Zhejiang University Computer Organization Experimental
                           SOC Test Environment (With RISC-V)
   0:zero 00000000
                         x01: ra 00000048
                                               x02: sp 00000008
x06: t1 FFFF0000
  x84: tp 00000010
                                                                      ×03: gp 80000000
×07: t2 00000000
                         x05: t0 00000014
  x8:fps0 00000000
x12: a2 00000000
          00000000
                                                                              00000000
                         x09: s1 00000000
                                               ×10: a0 00000000
                                                                      x11: a1 00000000
                        ×13: a3 00000000
                                               ×14: a4 00000000
                                                                     ×15: a5 000000000 ×19: s3 00000000
       a6 00000000
                        ×17: a7 00000000
                                               ×18: s2 00000000
       s4 00000000
s8 00000000
                        x21: s5 000000000
                                               x22: s6 00000000
                                                                      x23: s7 000000000
                        x25: s9 00000000
                                               x26:s10 000000000
                                                                      x27:s11 00000000
       t3 00000000
                        x29: t4 00000000
                                               ×30: t5 00000000
                                                                      x31: t6 00000000
                                               PC-jump 00000050
DaToReg 00000000
         00000000
                        RAM:001 00000000
                                               RAM:002 00000000
                                                                      RAM:003 00000000
                        RAM:005 00000000
                                               RAM:006 00000000
                                                                       RAM:007 00000000
 RAM:008 00000000
                        RAM:009 00000000
                                               RAM:00A 00000000
                                                                       RAM:00B 00000000
 AM:00C 00000000
                        RAM:00D 00000000
                                               RAM:00E 00000000
                                                                       RAM:00F
 AM:010
AM:014
AM:018
        00000000
00000000
00000000
                        RAM:011 00000000
                                               RAM:012 00000000
                                                                       RAM:013 00000000
                        RAM:015 00000000
                                               RAM:016 00000000
                                                                       RAM:017 00000000
                       RAM:019 00000000
                                               RAM:01A 00000000
                                                                       RAM:01B 00000000
RAM:01C 00000000
                       RAM:01D 00000000
                                               RAM:01E 00000000
                                                                       RAM:01F 00000000
AM:020 00000000
                       RAM:021 00000000
                                               RAM:022 00000000
                                                                       RAM:023 00000000
RAM:024 00000000
                       RAM:025 00000000
                                               RAM:026 00000000
                                                                       RAM:027 00000000
```

Issuing the first **mul** instruction.

```
Zhejiang University Computer Organization Experimental
                            SOC Test Environment (With RISC-V)
     0:zero 00000000
                          ×01: ra FFFF0050
   x04: tp 00000010
                                                 x02: sp 00000008
x06: t1 FFFF0000
                                                                        x03: gp 00000000
                          x05: t0 00000014
    8:fps0 00000000
                                                                                 00000000
                          x09: s1
                                   00000140
                                                 ×10: a0 00000000
   ×12: a2 00000000
×16: a6 00000000
                                                                        x11: a1 000000000
                          ×13: a3 00000000
                                                 ×14: a4 000000000
×18: s2 00000000
                                                                        ×15: a5 000000000
        a6
            00000000
                          ×17: a7 00000000
                                                                        ×19: s3 000000000
        s4 000000000
                          x21: s5 000000000
                                                 x22: s6 00000000
                                                                        x23: s7 000000000
        s8 000000000
                          x25: s9 000000000
                                                 x26:s10 000000000
                                                                        x27:s11 00000000
        t3 00000000
                         x29: t4 000000000
                                                 x30: t5 00000000
                                                                        x31: t6 00000000
                         INST-IF 00400113
rsldata 00000000
                         mem-wri 80000000
mulres- 90000148
jmpCtrl 80000000
rd-addr 80000009
 RAM:000 00000000
                         RAM:001 00000000
                                                 RAM:002 00000000
                                                                         RAM:003 00000000
 RAM:004 00000000
                         RAM:005 00000000
                                                 RAM:006 00000000
RAM:888 00000000
RAM:80C 00000000
RAM:810 00000000
RAM:814 00000000
                                                                         RAM:007
                                                                                  00000000
                         RAM:009 00000000
                                                 RAM:00A 00000000
                                                                         RAM:00B 00000000
                        RAM:00D 00000000
                                                 RAM:00E 00000000
                                                                         RAM:00F 00000000
                        RAM:011 00000000
                                                 RAM:012 00000000
                                                                         RAM:013 00000000
                        RAM:015 00000000
                                                 RAM:016 00000000
                                                                         RAM:017 00000000
RAM:018 00000000
                        RAM:019 00000000
                                                 RAM:01A 00000000
                                                                         RAM:01B 00000000
RAM:01C 00000000
                        RAM:01D 00000000
                                                 RAM:01E 00000000
                                                                         RAM:01F 00000000
AM:020 00000000
                        RAM:021
                                  00000000
                                                 RAM:022 00000000
                                                                         RAM:023 00000000
RAM:024 00000000
                        RAM:025 00000000
                                                 RAM:026 00000000
                                                                         RAM:027 00000000
```

The first **mul** writes the critical register.

```
Zhejiang University Computer Organization Experimental SUC Test Environment (With RISC-U)
    ×0:zero 00000000
×04: tp 00000010
×8:fps0 00000000
                               ×01: ra FFFF0050
                                                         x02: sp 00000008
x06: t1 FFFF0000
                                                                                     ×03: gp 00000000
×07: t2 00000000
                               x05: t0 00000014
                                                                                               00000000
                               x09: s1 00000140
                                                          ×10: a0 000000000
                                                                                     ×11: a1 00000000
          a2 00000000
a6 00000000
                              x13: a3 00000000
                                                         ×14: a4 00000000
×18: s2 00000000
                                                                                     ×15: a5 000000000
                              ×17: a7 00000000
         s4 00000000
s8 00000000
                                                                                     ×19: s3 00000000
                              x21: s5 00000000
                                                          x22: s6 000000000
                                                                                     x23: s7 000000000
x27:s11 00000000
                              x25: s9 000000000
                                                          ×26:s10 000000000
          t3 00000000
                              x29: t4 000000000
                                                          ×30: t5 000000000
                                                                                     x31: t6 000000000
                              INST-IF 000000E7 rs1data 00000000
                                                          PC---IS 000000060
rsZdata 00000000
                                                         u-b-h-w 00000000
divE/Fi 00000000
                             mulres- 00000140
jmpCtrl 00000000
rd-addr 00000000
                                                         RAM:000 00000000
RAM:004 00000000
                             RAM:001 00000000
                                                          RAM:002 00000000
                                                                                      RAM:003 00000000
                             RAM:005 00000000
RAM::008 00000000
RAM::00C 00000000
RAM::01C 00000000
RAM::014 00000000
RAM::018 00000000
                                                          RAM:006 00000000
                                                                                      RAM:007 00000000
RAM:00B 00000000
                             RAM:009 00000000
                                                          RAM:00A 00000000
                             RAM:00D 00000000
                                                         RAM:00E 00000000
RAM:012 00000000
                                                                                      RAM:00F 00000000
                             RAM:011 00000000
                                                                                      RAM:013 00000000
                            BAM:015 00000000
                                                         RAM:016 00000000
                                                                                      RAM:017 00000000
                            RAM:019 00000000
                                                         RAM:01A 00000000
                                                                                      RAM:01B 00000000
RAM:01C 00000000
                            RAM:01D 00000000
                                                         RAM:01E 00000000
                                                                                      RAM:01F 00000000
RAM:020 00000000
RAM:024 00000000
                            RAM:021 00000000
                                                         RAM:022 00000000
                                                                                      RAM:023 00000000
                            RAM: 025 00000000
                                                         RAM:026 00000000
                                                                                      RAM:027 00000000
```

After 1 cycle the second **mul** issued.

```
Zhejiang University Computer Organization Experimental
                           SOC Test Environment (With RISC-U)
       zero 00000000
                         ×01: ra FFFF0050
                                             x02: sp 00000008
            00000010
                         x05: t0 00000014
                                                                 ×03: gp 00000000
            00000000
                                             x06: t1
                                                     FFFF0000
                         x09: s1 00000140
                                                                 x07: t2
                                                                         00000000
           00000000
                                             ×10: a0 00000000
                         ×13: a3 00000000
                                                                         99999999
                                             ×14: a4 00000000
           00000000
                                 00000000
                                             ×18: s2 00000000
           00000000
                        x21: s5 00000000
                                                                 ×19: s3 00000000
                                             x22: s6 000000000
        s8 000000000
                        x25: s9 000000000
                                                                         00000000
                                             x26:s10 000000000
        t3 00000000
                                                                  x27:s11 00000000
                        x29: t4 00000000
                                             x30: t5 00000000
                                                                  ×31: t6 00000000
          00000000
                       RAM:001 00000000
                                             RAM:002 00000000
                                                                  RAM:003 00000000
         00000000
                       RAM:005 00000000
                                             RAM:006 00000000
                                                                  RAM:007 00000000
         00000000
                       RAM:009 00000000
                                             RAM:00A 00000000
                                                                  RAM:00B 00000000
    :00C 00000000
                       RAM:00D 00000000
                                             RAM:00E 00000000
                                                                  RAM:00F 00000000
    :010 00000000
                       RAM:011 00000000
                                             RAM:012 00000000
                                                                  RAM:013 00000000
    :014 000000000
                       RAM:015 00000000
                                             RAM:016 00000000
                                                                   RAM:017 00000000
   1:018 00000000
                       RAM:019 00000000
                                             RAM:01A 00000000
                                                                   RAM:01B 00000000
AM:01C 00000000
AM:020 00000000
                      RAM:01D 00000000
                                             RAM:01E 00000000
                                                                   RAM:01F 00000000
                      RAM:021 00000000
                                             RAM:022 00000000
                                                                   RAM:023 000000000
RAM:024 00000000
                      RAM:025 00000000
                                             RAM:026 00000000
                                                                   RAM:027 00000000
```

As arithmetic unit was not occupied, the addi instruction is issued.

```
Zhejiang University Computer Organization Experimental
SOC Test Environment (With RISC-U)
8000 ×01: ra 00000068 ×02: sp 00000008 ×03: g
8010 ×05: t0 00000014 ×06: t1 FFFF0000 ×07: t
      ro 80000000
                                                                      ×03: gp 00000000
×07: t2 00000000
          00000010
          00000000
                                                ×10: a0 00000000
          00000000
                                                                               88888888
                        ×13: a3 00000000
                                                ×14: a4
                                                         00000000
         00000000
                                                                       ×15: a5 00000000
                                 00000000
                                                ×18: s2
                                                         00000000
                                                                       x19: s3 000000000
                        ×21: s5 00000000
                                                x22: s6
                                                         00000000
         00000000
                                                                       x23: s7 00000000
                                 00000000
                                                x26:s10 000000000
                                                                       x27:s11 00000000
         ВВВВВВВВВ
                                 ВВВВВВВВ
                                                ×30: t5 00000000
                                                                       ×31: t6 00000000
  00000000 000
                       RAM:001 00000000
                                                RAM:002 00000000
                                                                        RAM:003 00000000
  304 000000000
                       RAM:005 00000000
                                                RAM:006 00000000
                                                                         RAM:007
                                                                                  РАВРИВИРА
 998 99999999
99C 99999999
319 99999999
                       RAM:009 00000000
                                                RAM:00A 00000000
                                                                         RAM: 00B
                                                                                  00000000
                       RAM:00D 00000000
                                                RAM:00E
                                                                         RAM:00F
                                                          00000000
                                                                                   00000000
                      RAM:011 00000000
                                                RAM:012 00000000
                                                                         RAM:013
                                                                                   00000000
      00000000
                      RAM:015 00000000
                                                RAM:016 00000000
                                                                         RAM:017 00000000
     00000000
                      RAM:019 00000000
                                                RAM:01A 00000000
                                                                          RAM:01B 00000000
     00000000
                      RAM:01D 00000000
                                                RAM:01E 00000000
                                                                          RAM:01F
                                                                                   00000000
                                                                          RAM:023 00000000
                      RAM:021 00000000
                                                RAM:022 00000000
020 00000000
                                                                          RAM:027 00000000
                                                RAM:026 00000000
                     RAM:025 00000000
024 000000000
```

However, after very many cycles, the **div** instruction finally finished.

```
Zhejiang University Computer Organization Experimental
                     00000000 on
                                        ×02: sp 00000004
×06: t1 FFFF0000
        00000010
                                                            ×07: t2 00000000
×11: a1 00000000
                     x09: s1 00000140
                                         ×10: a0 00000000
        00000000
                            00000000
                                         ×14: a4
        00000000
                                                00000000
                                                            ×15: a5 00000000
                     x17: a7
                            00000000
                                         ×18: s2
                                                00000000
                                                            ×19: s3 00000000
                    x21: s5 00000000
                                         x22: s6 00000000
        99999999
                                                            x23: s7 00000000
                    x25: s9 00000000
                                         x26:s10 000000000
                                                             x27:s11 00000000
                    ×29: t4 00000000
                                         x30: t5 00000000
                                                             ×31: t6 00000000
                   RAM:001 00000000
                                         RAM:002 00000000
                                                              RAM:003 00000000
                   RAM:005 00000000
                                         RAM:006 00000000
                                                              RAM:007
                   RAM:009 00000000
                                         RAM:00A 00000000
                                                              RAM:00B 00000000
     00000000
                   RAM:00D 00000000
                                         RAM:00E 00000000
                                                              RAM:00F 00000000
                  RAM:011 00000000
     00000000
                                         RAM:012 00000000
                                                              RAM:013 00000000
                  RAM:015 00000000
                                         RAM:016 00000000
                                                              RAM:017 000000000
                  RAM:019 00000000
                                         RAM:01A 00000000
                                                               RAM:01B 00000000
                                         RAM:01E 00000000
                                                               RAM: 01F
                  RAM:01D 00000000
                                                               RAM:023 00000000
                  RAM:021 00000000
                                         RAM:022 00000000
    00000000
                                                               RAM:027 00000000
                  RAM:025 00000000
                                         RAM:026 00000000
124 00000000
```

The **addi** instruction began to execute after that, and legally write **x2**.

## 5 Discussion and Conclusion

#### 5.1 Problems

#### 5.1.1 Problems concerning the Experiment Guides

Problem 1. Not Represented WAW Hazards

In fact, the **WAW** hazard is not represented in the given program.

All **WAW** hazards given in the program seemly is with a **structural hazard**, so we have to use a not so perfect example to explain how to avoid WAW hazard.

This may need to be updated afterwards.

#### 5.2 Achievements and conclusion

In this experiment, I implemented a float-point CPU supporting multicycle operations and scoreboarding. I also relearned the knowledge of scoreboarding theory and its architectural support. Overall, the experiment is successful and educational.