

浙江大学

本科实验报告

课程名称: 计算机体系结构

姓 名:

学 院: 计算机科学与技术学院

系: 计算机科学与技术系

专 业: 计算机科学与技术

学 号:

指导教师: 卜凯

2022 年 10 月 12 日

浙江大学实验报告

课程名称： 计算机体系结构 实验类型： 综合

实验项目名称： Lab1: Pipelined CPU supporting RISC-V RV32I Instructions

学生姓名： 专业： 计算机科学与技术 学号：

同组学生姓名： 指导老师： 卜凯

实验地点： 曹西 301 实验日期： 2022 年 10 月 12 日

1 Tasks and requirements

1.1 Tasks

We will have 5 main tasks in Lab-1, those are:

1. Understand RISC-V RV32I instructions.
2. Master the design methods of pipelined CPU executing RV32I instructions.
3. Master the method of **Pipeline Forwarding Detection** and **bypass unit** design.
4. Master the methods of 1-cycle stall of **Predict-not-taken branch** design.
5. Master methods of program verification of Pipelined CPU executing RV32I instructions.

1.2 Requirements

This experiment would be based on SWORD development board, with xc7k325tffg676-2L FPGA.

We are given a Verilog project which most parts have been finished, but still need to modify some files:

1. **RV32core.v**, as CPU core module.
2. **CtrlUnit.v**, the control unit of the core.
3. **HazardDetectionUnit.v**, in which we need to realize forwarding and branch

prediction functions.

4. **Code2Inst.v**, because still some instructions in the preset program are not included in. But the modification is **not necessary**.


When this work is finished, we shall verify both the simulation results and the on-board results.

2 Contents and principles

All of the principles are based on RISC-V 5-stage pipeline CPU.

2.1 RISC-V instructions

RISC-V ISA has many types of instructions, but all of them have a fixed length of **32-bit**, which makes the hardware design easier. Here we are about to deal with the following types of instructions:



R-type instructions, mainly store register arithmetic results into register.

I-type instructions, store register and immediate arithmetic results into register, or load memory data into register.

S-type instructions, are to save register data to memory.

B-type instructions, deal with branch in program.

U-type instructions, deal with very large immediate.


J-type instructions, mean jump to another address.

Each instruction would have different **opcode**, **funct3** or **funct7** bits, and we can read these bits to distinguish different instructions. This process is mainly dealt in **control unit** of CPU. After determining the control signals, the **data path** structure

would complete the work that the instruction informed.

2.2 Data path and control unit

Following is the data path we need to implement.



The data path is typical **5-stage**, that is, divided by some registers into 5 stages: **IF**(Instruction Fetch), **ID**(Instruction Decode), **EXE**(Execute), **MEM**(Memory), **WB**(Write Back).

IF stage. We fetch the instruction from instruction memory.

ID stage. We try to decode the instruction and give out control signals.

EXE stage. We do ALU operations.

MEM stage. We write data into memory, or get data from memory.

WB stage. We write data back into registers.

Pipelining could improve CPU efficiency clearly, however, it may also cause some problems. There are 3 types of **hazards**. **Structure hazard** does not occur in our data path structure. **Data hazard** can be solved by bubbling, or forwarding. And we will try to avoid **control hazard** by prediction and flush.

Control unit is used to identify each instruction and give out control signals. We can see lots of control signals are transported to every stage and intervene in that

stage's operation. However, most of the signals are not important to this experiment. Now we mainly concern the signals that are used to implement **forwarding** and **prediction**.

The signals are introduced in more concerned parts following.

2.3 Forwarding

Forwarding technique is used to solve data hazards. Using **hazard otype** signal to distinguish instruction types, we could achieve 3 types of **forwarding**:

1. An instruction using a specific register at ID stage after an ALU instruction which writes into the register at EXE stage.
2. An instruction using a specific register at ID stage after an ALU instruction which writes into the register at MEM stage.
3. An instruction using a specific register at ID stage after a LOAD instruction which writes into the register at MEM stage.

The forwarding unit will produce a forward control signal which control the **FWA and FWB MUXs** of ID stage, and then the required register data which is maintained in EXE or MEM stage could be forwarded to avoid data hazard.

However, there is one situation that forwarding cannot be used. We must **bubble(stall)**:

4. An ALU or LOAD instruction using a specific register at ID stage after a LOAD instruction which writes into the register at EXE stage.

That's because the required data could be get only at MEM stage.

If this happened, we would let the ALU or LOAD instruction stop at ID stage, and let a bubble instruction go into EXE stage. Then the situation is converted to condition 3, which is mentioned above.

2.4 Predict not-taken

Predictions is used to solve control hazards. We here will use **predict not-taken** method, which means we will predict all branch instructions as not branching -- the next instruction after a branch instruction will be fetched without any consideration.

Added a compare unit at ID stage, we could distinguish the branch instruction will

really branch or not. If not, then we naturally execute the next instruction. However, if branch, we have to invalidate the current instruction at ID stage.

To do this, we use **flush**. We could make all control signals that would affect the registers or memory invalid, then the instruction which was wrong would not make any effect on our CPU running conditions. It follows the correct instructions.

3 Steps and data records

3.1 Completed Verilog source files

3.1.1 RV32core.v

The filled blanks are as following.

These codes are mainly about MUXs used in data path.

```
1 //IF
2 MUX2T1_32 mux_IF(.I0(PC_4_IF), .I1(jump_PC_ID), .s(Branch_ctrl), .o(next_PC_IF));
3
4 //ID
5 MUX4T1_32 mux_forward_A(.I0(rs1_data_reg), .I1(ALUout_EXE), .I2(ALUout_MEM), .I3(Datain_MEM), .s(forward_ctrl_A), .o(rs1_data_ID));
6 MUX4T1_32 mux_forward_B(.I0(rs2_data_reg), .I1(ALUout_EXE), .I2(ALUout_MEM), .I3(Datain_MEM), .s(forward_ctrl_B), .o(rs2_data_ID));
7
8 //EXE
9 MUX2T1_32 mux_A_EXE(.I0(rs1_data_EXE), .I1(PC_EXE), .s(ALUSrc_A_EXE), .o(ALUA_EXE));
10 MUX2T1_32 mux_B_EXE(.I0(rs2_data_EXE), .I1(Imm_EXE), .s(ALUSrc_B_EXE), .o(ALUB_EXE));
11 MUX2T1_32 mux_forward_EXE(.I0(rs2_data_EXE), .I1(Datain_MEM), .s(forward_ctrl_1s), .o(Dataout_EXE));
```

3.1.2 CtrlUnit.v

The filled blanks are as following.

```
1 //instruction types decode(B, L, S, U, J types)
2 wire BEQ = Bop & funct3_0;
3 wire BNE = Bop & funct3_1;
4 wire BLT = Bop & funct3_4;
5 wire BGE = Bop & funct3_5;
6 wire BLTU = Bop & funct3_6;
7 wire BGEU = Bop & funct3_7;
8
9 wire LB = Lop & funct3_0;
10 wire LH = Lop & funct3_1;
11 wire LW = Lop & funct3_2;
12 wire LBU = Lop & funct3_4;
13 wire LHU = Lop & funct3_5;
14
15 wire SB = Sop & funct3_0;
16 wire SH = Sop & funct3_1;
17 wire SW = Sop & funct3_2;
18
19 wire LUI = opcode == 7'b0110111;
20 wire AUIPC = opcode == 7'b0010111;
21
22 wire JAL = opcode == 7'b1101111;
23 assign JALR = opcode == 7'b1100111;
24
25 //control signals
26 assign Branch = (JAL | JALR | B_valid) & cmp_res;
27 assign cmp_ctrl = {3{B_valid}} & funct3;
28 assign ALUSrc_A = JAL | JALR | AUIPC;
29 assign ALUSrc_B = I_valid | L_valid | S_valid | AUIPC | LUI;
30 assign rs1use = R_valid | I_valid | B_valid | L_valid | S_valid | JALR;
31 assign rs2use = R_valid | B_valid | S_valid;
32 assign hazard_optype = {2{R_valid | I_valid | JAL | JALR | AUIPC | LUI}} & 2'b01 |
33                        {2{L_valid}} & 2'b10 |
34                        {2{S_valid}} & 2'b11 ;
```

3.1.3 HazardDetectionUnit.v



This module is as following.


```
1 module HazardDetectionUnit(  
2     input clk,  
3     input Branch_ID, rs1use_ID, rs2use_ID,  
4     input[1:0] hazard_optype_ID,  
5     input[4:0] rd_EXE, rd_MEM, rs1_ID, rs2_ID, rs2_EXE,  
6     output PC_EN_IF, reg_FD_EN, reg_FD_stall, reg_FD_flush,  
7         reg_DE_EN, reg_DE_flush, reg_EM_EN, reg_EM_flush, reg_MW_EN,  
8     output forward_ctrl_ls,  
9     output[1:0] forward_ctrl_A, forward_ctrl_B  
10 );  
11     //according to the diagram, design the Hazard Detection Unit  
12     reg[1:0] hazard_optype_EXE, hazard_optype_MEM;  
13     always@(posedge clk) begin  
14         hazard_optype_MEM <= hazard_optype_EXE & {2{~reg_EM_flush}};  
15         hazard_optype_EXE <= hazard_optype_ID & {2{~reg_DE_flush}};  
16     end  
17  
18     parameter hazard_optype_ALU = 2'd1;  
19     parameter hazard_optype_LOAD = 2'd2;  
20     parameter hazard_optype_STORE = 2'd3;  
21  
22     wire rs1_forward_1 = rs1use_ID && rd_EXE != 5'b00000 && rd_EXE == rs1_ID && hazard_optype_EXE == hazard_optype_ALU;  
23     wire rs1_forward_stall = rs1use_ID && rd_EXE != 5'b00000 && rd_EXE == rs1_ID && hazard_optype_EXE == hazard_optype_LOAD && hazard_optype_ID != hazard_optype_STORE;  
24     wire rs1_forward_2 = rs1use_ID && rd_MEM != 5'b00000 && rd_MEM == rs1_ID && hazard_optype_MEM == hazard_optype_ALU;  
25     wire rs1_forward_3 = rs1use_ID && rd_MEM != 5'b00000 && rd_MEM == rs1_ID && hazard_optype_MEM == hazard_optype_LOAD;  
26  
27     assign forward_ctrl_A = {2{rs1_forward_1}} & 2'b01 |  
28         {2{rs1_forward_2}} & 2'b10 |  
29         {2{rs1_forward_3}} & 2'b11 ;  
30  
31     wire rs2_forward_1 = rs2use_ID && rd_EXE != 5'b00000 && rd_EXE == rs2_ID && hazard_optype_EXE == hazard_optype_ALU;  
32     wire rs2_forward_stall = rs2use_ID && rd_EXE != 5'b00000 && rd_EXE == rs2_ID && hazard_optype_EXE == hazard_optype_LOAD && hazard_optype_ID != hazard_optype_STORE;  
33     wire rs2_forward_2 = rs2use_ID && rd_MEM != 5'b00000 && rd_MEM == rs2_ID && hazard_optype_MEM == hazard_optype_ALU;  
34     wire rs2_forward_3 = rs2use_ID && rd_MEM != 5'b00000 && rd_MEM == rs2_ID && hazard_optype_MEM == hazard_optype_LOAD;  
35  
36     assign forward_ctrl_B = {2{rs2_forward_1}} & 2'b01 |  
37         {2{rs2_forward_2}} & 2'b10 |  
38         {2{rs2_forward_3}} & 2'b11 ;  
39  
40     assign forward_ctrl_ls = rd_MEM == rs2_EXE && rd_MEM != 5'b00000 && hazard_optype_EXE == hazard_optype_STORE && hazard_optype_MEM == hazard_optype_LOAD;  
41  
42     assign PC_EN_IF = ~(rs1_forward_stall | rs2_forward_stall);  
43     assign reg_FD_stall = rs1_forward_stall | rs2_forward_stall;  
44     assign reg_FD_flush = Branch_ID;  
45     assign reg_DE_flush = rs1_forward_stall | rs2_forward_stall;  
46     assign reg_EM_flush = 1'b0;  
47     assign reg_FD_EN = 1'b1;  
48     assign reg_DE_EN = 1'b1;  
49     assign reg_EM_EN = 1'b1;  
50     assign reg_MW_EN = 1'b1;  
51  
52 endmodule
```

You shall see the 2.3 and 2.4 chapters to get some explanation.

3.2 Implementation results

Here we record all our behavioral simulation results. Most will not be used for analysis.






4 Analysis of the results

Here we only consider some typical results.

4.1 Successful forwarding



We will see the simulation in 9-11ns. During this period, the instructions in pipeline are:

IF 0xffff08093, **addi** x1, x1, -1

ID 0x004100b3, **add** x1, x2, x4

EXE 0x00802203, **lw** x4, 8(x0)


MEM 0x00402103, **lw** x2, 4(x0)

WB 0x00000013, **addi** x0, x0, 0

Here we can see **forward_control_A** is 3.

That is, the forwarding condition 3: LOAD x2 at MEM and using x2 at ID. That's a successful detection and forwarding.

4.2 Stall to solve data hazard




We see the simulation in 9-13ns. During 9-11ns, the instructions are as 4.1. During 11-13ns, they are:

IF 0xffff08093, **addi** x1, x1, -1
ID 0x004100b3, **add** x1, x2, x4
EXE 0x00000000, **bubble**
MEM 0x00802203, **lw** x4, 8(x0)
WB 0x00402103, **lw** x2, 4(x0)

That's because, in 9-11ns, there is a data hazard concerning x4: LOAD at EXE and used at ID. We cannot forward, so we **stall** ID, and send a bubble instruction into EXE.

This result also is saved by us on FPGA:



That's the explained condition.


Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-V)			
x0:zero 00000000	x01:ra 00000000	x02:sp 00000000	x03:gp 00000000
x04:tp 00000010	x05:t0 00000000	x06:t1 00000000	x07:t2 00000000
x8:fps0 00000000	x09:s1 00000000	x10:a0 00000000	x11:a1 00000000
x12:a2 00000000	x13:a3 00000000	x14:a4 00000000	x15:a5 00000000
x16:a6 00000000	x17:a7 00000000	x18:s2 00000000	x19:s3 00000000
x20:s4 00000000	x21:s5 00000000	x22:s6 00000000	x23:s7 00000000
x24:s8 00000000	x25:s9 00000000	x26:s10 00000000	x27:s11 00000000
x28:t3 00000000	x29:t4 00000000	x30:t5 00000000	x31:t6 00000000
PC---IF 00000014	INST-IF 00C02283	rs1Data 00000000	rs2Data 00000000
PC---ID 00000010	INST-ID FFF00093	rs1Addr 00000001	rs2Addr 0000001F
PC---EXE 0000000C	INST-EX 004100B3	----- AA55AA55	PCJumpA 0000000F
PC---MEM 0000000C	INST-M 00000000	B/PCE-S 00000100	D/C-Hzd 00000000
PC---WB 00000000	INST-WB 00002283	L/ABSel 00010001	PCIFmt 0000001B
ALU-Ain 00000000	ALU-Out 00000000	CPUAddr 00000000	ALUCtrl 00000001
ALU-Bin 00000010	WB-Data 00000010	CPU-Dai 00000010	WR--MIO 00000000
Imm32ID FFFFFFFF	WB-Addr 00000004	CPU-Dao 00000000	RegM/DR 00010001
CODE-00 00000000	lw x05,x00,00CH		CODE-03 00000000
CODE-04 00000000	addi x01,x01,FFFH		CODE-07 00000000
CODE-08 00000000	add x01,x02,x04		CODE-0B 00000000
CODE-0C 00000000	nop DStall:lw 00		CODE-0F 00000000
CODE-10 00000000	lw x04,x00,000H		CODE-13 00000000
CODE-14 00000000	CODE-15 00000000	CODE-16 00000000	CODE-17 00000000
CODE-18 00000000	CODE-19 00000000	CODE-1A 00000000	CODE-1B 00000000
CODE-1C 00000000	CODE-1D 00000000	CODE-1E 00000000	CODE-1F 00000000
CODE-20 00000000	CODE-21 00000000	CODE-22 00000000	CODE-23 00000000
CODE-24 00000000	CODE-25 00000000	CODE-26 00000000	CODE-27 00000000

The next time snap, we can see we only stall the ID instruction for one step.

Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-V)			
x0:zero 00000000	x01:ra 00000000	x02:sp 00000000	x03:gp 00000000
x04:tp 00000010	x05:t0 00000000	x06:t1 00000000	x07:t2 00000000
x8:fps0 00000000	x09:s1 00000000	x10:a0 00000000	x11:a1 00000000
x12:a2 00000000	x13:a3 00000000	x14:a4 00000000	x15:a5 00000000
x16:a6 00000000	x17:a7 00000000	x18:s2 00000000	x19:s3 00000000
x20:s4 00000000	x21:s5 00000000	x22:s6 00000000	x23:s7 00000000
x24:s8 00000000	x25:s9 00000000	x26:s10 00000000	x27:s11 00000000
x28:t3 00000000	x29:t4 00000000	x30:t5 00000000	x31:t6 00000000
PC---IF 00000018	INST-IF 01002303	rs1Data 00000000	rs2Data 00000000
PC---ID 00000014	INST-ID 00C02283	rs1Addr 00000000	rs2Addr 0000000C
PC---EXE 00000010	INST-EX FFF00093	----- AA55AA55	PCJumpA 00000020
PC---MEM 0000000C	INST-M 004100B3	B/PCE-S 00000100	D/C-Hzd 00000000
PC---WB 0000000C	INST-WB 00000000	L/ABSel 00010001	PCIFmt 0000001C
ALU-Ain 00000010	ALU-Out 00000010	CPUAddr 00000000	ALUCtrl 00000001
ALU-Bin FFFFFFFF	WB-Data 00000010	CPU-Dai 0000000F	WR--MIO 00000000
Imm32ID 0000000C	WB-Addr 00000000	CPU-Dao 00000010	RegM/DR 00000001
CODE-00 00000000	lw x06,x00,010H		CODE-03 00000000
CODE-04 00000000	lw x05,x00,00CH		CODE-07 00000000
CODE-08 00000000	addi x01,x01,FFFH		CODE-0B 00000000
CODE-0C 00000000	add x01,x02,x04		CODE-0F 00000000
CODE-10 00000000	nop DStall:lw 00		CODE-13 00000000
CODE-14 00000000	CODE-15 00000000	CODE-16 00000000	CODE-17 00000000
CODE-18 00000000	CODE-19 00000000	CODE-1A 00000000	CODE-1B 00000000
CODE-1C 00000000	CODE-1D 00000000	CODE-1E 00000000	CODE-1F 00000000
CODE-20 00000000	CODE-21 00000000	CODE-22 00000000	CODE-23 00000000
CODE-24 00000000	CODE-25 00000000	CODE-26 00000000	CODE-27 00000000

It runs normally after that stall.

4.3 successful branch not-taken prediction



We see the simulation in 67-73ns. During 67-69ns, the instructions in pipeline are:

IF 0x00420663, **beq** x4, x4, 12

ID 0x00520863, **bne** x4, x4, 16


EXE 0xffff3b093, **sltiu** x1, x7, -1

MEM 0xffff33093, **sltiu** x1, x6, -1

WB 0x40c35093, **srai** x1, x6, 12

Now we get a branch instruction at ID, and we get the compare result: not taken. Then we normally execute the IF instruction, which is predicted to be fetched, in 71-73ns.

4.4 Unsuccessful branch not-taken prediction



We see the simulation in 69-75ns. During 69-71ns, the instructions in pipeline are:

IF 0x00000013, **addi** x0, x0, 0

ID 0x00420663, **beq** x4, x4, 12

EX 0x00520863, **bne** x4, x4, 16

MEM 0xffff3b093, **sltiu** x1, x7, -1

WB 0xffff33093, **sltiu** x1, x6, -1

We get the compare result in ID: taken. Then we should not execute the instruction currently at IF. When this instruction is in EXE in 73-75ns, we **flush** it, that is, set all control signals to invalid.

This result also is saved by us on FPGA:

Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-V)			
x0: zero 00000000	x01: ra 00000001	x02: sp 00000000	x03: gp 00000000
x04: tp 00000010	x05: t0 00000014	x06: t1 FFFF0000	x07: t2 0FFF0000
x08: fps0 00000000	x09: s1 00000000	x10: a0 00000000	x11: a1 00000000
x12: a2 00000000	x13: a3 00000000	x14: a4 00000000	x15: a5 00000000
x16: a6 00000000	x17: a7 00000000	x18: s2 00000000	x19: s3 00000000
x20: s4 00000000	x21: s5 00000000	x22: s6 00000000	x23: s7 00000000
x24: s8 00000000	x25: s9 00000000	x26: s10 00000000	x27: s11 00000000
x28: t3 00000000	x29: t4 00000000	x30: t5 00000000	x31: t6 00000000
PC---IF 00000004	INST-IF 00000013	rs1Data 00000010	rs2Data 00000010
PC---ID 00000000	INST-ID 00420663	rs1Addr 00000004	rs2Addr 00000004
PC---EXE 0000007C	INST-EX 00520063	----- AA55AA55	PCJumpA 0000000C
PC---MEM 00000070	INST-M 00FF3093	B/PCE-S 00010101	B/C-Hzd 00000001
PC---WB 00000074	INST-WB 00FF3093	I/ABSel 00020000	PCIFmt 0000000C
ALU-Ain 00000010	ALU-Out 00000001	CPUAddr 00000000	ALUCtrl 00000000
ALU-Bin 00000014	WB-Data 00000001	CPU-Da1 00000000	WB--MIO 00000000
Imm32ID 0000000C	WB-Addr 00000001	CPU-Da0 00000000	RegW/OE 00010000
CODE-00 00000000	nop JStall: addi0		CODE-03 00000000
CODE-04 00000000	beq x04,x04,000C		CODE-07 00000000
CODE-08 00000000	beq x04,x05,0010		CODE-0B 00000000
CODE-0C 00000000	sltiu x01,x07,FFF		CODE-0F 00000000
CODE-10 00000000	sltiu x01,x06,FFF		CODE-13 00000000
CODE-14 00000000	CODE-15 00000000	CODE-16 00000000	CODE-17 00000000
CODE-18 00000000	CODE-19 00000000	CODE-1A 00000000	CODE-1B 00000000
CODE-1C 00000000	CODE-1D 00000000	CODE-1E 00000000	CODE-1F 00000000
CODE-20 00000000	CODE-21 00000000	CODE-22 00000000	CODE-23 00000000
CODE-24 00000000	CODE-25 00000000	CODE-26 00000000	CODE-27 00000000

We see the branch in ID is taken, but an invalid instruction has entered IF.

Zhejiang University Computer Organization Experimental SOC Test Environment (With RISC-V)			
0: zero 00000000	x01: ra 00000001	x02: sp 00000000	x03: gp 00000000
04: tp 00000010	x05: t0 00000014	x06: t1 FFFF0000	x07: t2 0FFF0000
8: fps0 00000000	x09: s1 00000000	x10: a0 00000000	x11: a1 00000000
12: a2 00000000	x13: a3 00000000	x14: a4 00000000	x15: a5 00000000
16: a6 00000000	x17: a7 00000000	x18: s2 00000000	x19: s3 00000000
20: s4 00000000	x21: s5 00000000	x22: s6 00000000	x23: s7 00000000
24: s8 00000000	x25: s9 00000000	x26: s10 00000000	x27: s11 00000000
28: t3 00000000	x29: t4 00000000	x30: t5 00000000	x31: t6 00000000
PC---IF 00000090	INST-IF 00521663	rs1Data 00000010	rs2Data 00000010
PC---ID 0000000C	INST-ID 00421863	rs1Addr 00000004	rs2Addr 00000004
PC---EXE 00000000	INST-EX 00000013	----- AA55AA55	PCJumpA 0000009C
PC---MEM 00000000	INST-M 00420663	B/PCE-S 00000100	B/C-Hzd 00000000
PC---WB 0000007C	INST-WB 00520063	I/ABSel 00020000	PCIFmt 00000094
ALU-Ain 00000000	ALU-Out 00000000	CPUAddr 00000000	ALUCtrl 00000000
ALU-Bin 00000000	WB-Data 00000000	CPU-Da1 FFFFFFFF	WB--MIO 00000000
Imm32ID 00000010	WB-Addr 00000010	CPU-Da0 00000010	RegW/OE 00000000
CODE-00 00000000	bne x04,x05,000C		CODE-03 00000000
CODE-04 00000000	bne x04,x04,0010		CODE-07 00000000
CODE-08 00000000	nop JStall: addi0		CODE-0B 00000000
CODE-0C 00000000	beq x04,x04,000C		CODE-0F 00000000
CODE-10 00000000	beq x04,x05,0010		CODE-13 00000000
CODE-14 00000000	CODE-15 00000000	CODE-16 00000000	CODE-17 00000000
CODE-18 00000000	CODE-19 00000000	CODE-1A 00000000	CODE-1B 00000000
CODE-1C 00000000	CODE-1D 00000000	CODE-1E 00000000	CODE-1F 00000000
CODE-20 00000000	CODE-21 00000000	CODE-22 00000000	CODE-23 00000000
CODE-24 00000000	CODE-25 00000000	CODE-26 00000000	CODE-27 00000000

When it is in other stages, all control signals concerning it have been set invalid.

5 Discussion and Conclusion

5.1 Problems

5.1.1 Problems concerning Verilog language

Problem 1. Of ‘&’ operator

In control unit, I first wrote a line as follows:

```
assign cmp_ctrl = B_valid & funct3;
```

That’s a fault. I forgot that *B_valid* and *funct3* do not have the same bits, consequently using the meaning of ‘&&’ operator as ‘&’. In the simulation I found *cmp_ctrl* had only one bit available, and then corrected this problem:

```
assign cmp_ctrl = {3{B_valid}} & funct3;
```

5.1.2 Problems concerning the module

Problem 1. Forwarding of x0 register

At first, my forwarding unit didn’t specify x0 register from other registers.

However, as x0 is fixed to 0, forwarding x0 may cause some problem:

```
addi x0, x0, 1
```

```
add x1, x0, x0
```

If using this program, then x1 would become 2 instead of a correct 0 as $x0 = 1$ is forwarded. After comparing my program with my teammate, I corrected it.

5.1.3 Problems concerning the experiment guides

Problem 1. Of *ALUSrc_A* signal

In the data path shown in guides, *ALUSrc_A* = 1 means that using register data as input. However, in corresponded simulation results, *ALUSrc_A* = 1 means that using PC as input. Here I chose the second way, to achieve more readability when comparing with typical simulation results.

5.2 Achievements and conclusion

In this experiment, I reviewed RISC-V 5-stage pipeline CPU structure, and implemented forwarding and prediction functions. I get more familiar with Verilog language and Xilinx Vivado software as well. The experiment is successful.