ICS Lab Report #6b

StuID: Name:

Problem Setting

At last we are expected to use any high-level programming language to execute LC-3 code. The implemented machine do not have any privilege level, thus related interrupts are also not required except a halt.

Algorithm Specification

We use C++.

Two functions are needed to simulate truncation and sign extension.

```
1 function trunc(val, 1, r):
   return (val >> r)-(val >> l << (1 - r))
 3 function sigext(val, 1, r):
   val = trunc(val, 1, r)
   if l - r == 11 and trunc(val, 11, 10) == 1
     val = val | 0xf800
 6
 7
   if l - r == 9 and trunc(val, 9, 8) == 1
     val = val | 0xfe00
   if 1 - r == 6 and trunc(val, 6, 5) == 1
    val = val | 0xffc0
11
   if 1 - r == 5 and trunc(val, 5, 4) == 1
    val = val | 0xffe0
12
   return val
```

As seen, trunc() is used to get val[l:r], and sigext is extending an immediate number to 16-bit with its sign.

The main program is as follows; in which run() will be explained in implementing part.

```
input(ip)
addr = ip
while(input(memory[addr++]))
nop
```

```
5 run()
6 output(regs)
```

C++ Implementation

Main program can be easily implemented so ignored.

The LC-3 data and instructions are represented by a struct holding a short (16-bit) integer val.

The hardware memory and registers are represented by several LC3 variables:

addr - The program's start address.

inst - The current instruction preceeding.

ip - current instruction address.

pc - next instruction address.

nzp - the current register value used for branch instructions.

reg(array) - size 8, representing the registers.

memory - a stl map from address to value representing the physical memory.

In construction all LC3's default value is set 0x7777.

Here we give out the run() function:

```
1 void run(){
 2
       while(1){
 3
           inst = memory[ip]; //get current instruction
           pc = ip.val + 1; //set increment pc
 5
           short opcode = inst.trunc(16, 12);
 6
           int dr = inst.trunc(12, 9);
 7
           int sr1 = inst.trunc(9, 6);
           int usi = inst.trunc(6, 5);
           int sr2 = inst.trunc(3, 0);
9
10
           int brn = inst.trunc(12, 11);
           int brz = inst.trunc(11, 10);
11
           int brp = inst.trunc(10, 9);
12
           short imm11 = inst.sigext(11, 0);
13
           short imm9 = inst.sigext(9, 0);
14
15
           short imm6 = inst.sigext(6, 0);
           short imm5 = inst.sigext(5, 0);
16
           switch(opcode){
17
```

```
18
                case 0:{
19
                    if(brn && nzp.val < 0) pc = pc.val + imm9;</pre>
20
                    else if(brz && nzp.val == 0) pc = pc.val + imm9;
                    else if(brp && nzp.val > 0) pc = pc.val + imm9;
21
22
                    break;
23
               }//BR
24
               case 1:{
                    if(usi) reg[dr] = reg[sr1].val + imm5; //using immediate
25
                    else reg[dr] = reg[sr1].val + reg[sr2].val; //using register
26
                    nzp = reg[dr]; //update NZP
27
                    break;
28
29
               }//ADD
30
               case 2:{
31
                    reg[dr] = memory[pc.val + imm9];
32
                    nzp = reg[dr]; //update NZP
33
                    break;
34
               }//LD
               case 3:{
35
                    memory[pc.val + imm9] = reg[dr];
36
37
                    break;
38
                }//ST
39
               case 4:{
40
                    reg[7] = pc;
41
                    if(brn) pc = pc.val + imm11; //JSR
                    else pc = reg[sr1].val; //JSRR
42
43
                    break:
               }//JSR
44
45
                case 5:{
                    if(usi) reg[dr] = reg[sr1].val & imm5; //using immediate
46
                    else reg[dr] = reg[sr1].val & reg[sr2].val; //using register
47
48
                    nzp = reg[dr]; //update NZP
49
                    break;
50
               }//AND
51
               case 6:{
                    reg[dr] = memory[reg[sr1].val + imm6];
52
                    nzp = reg[dr]; //update NZP
53
54
                    break;
55
               }//LDR
56
               case 7:{
                    memory[reg[sr1].val + imm6] = reg[dr].val;
57
58
                    break;
59
               }//STR
60
                case 9:{
```

```
61
                    reg[dr] = ~reg[sr1].val;
                    nzp = reg[dr]; //update NZP
62
                    break;
63
64
               }//NOT
65
               case 10:{
66
                    reg[dr] = memory[memory[pc.val + imm9]];
                    nzp = reg[dr]; //update NZP
67
                   break;
68
               }//LDI
69
70
               case 11:{
71
                   memory[memory[pc.val + imm9]] = reg[dr].val;
72
               }//STI
73
74
               case 12:{
75
                   pc = reg[sr1];
76
                    break;
               }//JMP
77
78
               case 14:{
79
                    reg[dr] = pc.val + imm9;
80
                   break;
81
               }//LEA
82
               case 15:{
83
                    return;
84
               }//TRAP
85
           }
           ip = pc; //get next instruction address
86
87
       }
88 }
```