

ICS Lab Report #6b

StuID:

Name:

Problem Setting

At last we are expected to use any high-level programming language to execute LC-3 code. The implemented machine do not have any privilege level, thus related interrupts are also not required except a halt.

Algorithm Specification

We use C++.

Two functions are needed to simulate truncation and sign extension.

```
1 function trunc(val, l, r):
2     return (val >> r) - (val >> l << (1 - r))
3 function sigext(val, l, r):
4     val = trunc(val, l, r)
5     if l - r == 11 and trunc(val, 11, 10) == 1
6         val = val | 0xf800
7     if l - r == 9 and trunc(val, 9, 8) == 1
8         val = val | 0xfe00
9     if l - r == 6 and trunc(val, 6, 5) == 1
10        val = val | 0xffc0
11    if l - r == 5 and trunc(val, 5, 4) == 1
12        val = val | 0xffe0
13    return val
```

As seen, trunc() is used to get val[l:r], and sigext is extending an immediate number to 16-bit with its sign.

The main program is as follows; in which run() will be explained in implementing part.

```
1 input(ip)
2 addr = ip
3 while(input(memory[addr++]))
4     nop
```

```
5 run()
6 output(regs)
```

C++ Implementation

Main program can be easily implemented so ignored.

The LC-3 data and instructions are represented by a struct holding a short (16-bit) integer val.

The hardware memory and registers are represented by several LC3 variables:

addr - The program's start address.

inst - The current instruction preceeding.

ip - current instruction address.

pc - next instruction address.

nzp - the current register value used for branch instructions.

reg(array) - size 8, representing the registers.

memory - a stl map from address to value representing the physical memory.

In construction all LC3's default value is set 0x7777.

Here we give out the run() function:

```
1 void run(){
2     while(1){
3         inst = memory[ip]; //get current instruction
4         pc = ip.val + 1; //set increment pc
5         short opcode = inst.trunc(16, 12);
6         int dr = inst.trunc(12, 9);
7         int sr1 = inst.trunc(9, 6);
8         int usi = inst.trunc(6, 5);
9         int sr2 = inst.trunc(3, 0);
10        int brn = inst.trunc(12, 11);
11        int brz = inst.trunc(11, 10);
12        int brp = inst.trunc(10, 9);
13        short imm11 = inst.sigext(11, 0);
14        short imm9 = inst.sigext(9, 0);
15        short imm6 = inst.sigext(6, 0);
16        short imm5 = inst.sigext(5, 0);
17        switch(opcode){
```

```

18     case 0:{
19         if(brn && nzp.val < 0) pc = pc.val + imm9;
20         else if(brz && nzp.val == 0) pc = pc.val + imm9;
21         else if(brp && nzp.val > 0) pc = pc.val + imm9;
22         break;
23     }//BR
24     case 1:{
25         if(usi) reg[dr] = reg[sr1].val + imm5; //using immediate
26         else reg[dr] = reg[sr1].val + reg[sr2].val; //using register
27         nzp = reg[dr]; //update NZP
28         break;
29     }//ADD
30     case 2:{
31         reg[dr] = memory[pc.val + imm9];
32         nzp = reg[dr]; //update NZP
33         break;
34     }//LD
35     case 3:{
36         memory[pc.val + imm9] = reg[dr];
37         break;
38     }//ST
39     case 4:{
40         reg[7] = pc;
41         if(brn) pc = pc.val + imm11; //JSR
42         else pc = reg[sr1].val; //JSRR
43         break;
44     }//JSR
45     case 5:{
46         if(usi) reg[dr] = reg[sr1].val & imm5; //using immediate
47         else reg[dr] = reg[sr1].val & reg[sr2].val; //using register
48         nzp = reg[dr]; //update NZP
49         break;
50     }//AND
51     case 6:{
52         reg[dr] = memory[reg[sr1].val + imm6];
53         nzp = reg[dr]; //update NZP
54         break;
55     }//LDR
56     case 7:{
57         memory[reg[sr1].val + imm6] = reg[dr].val;
58         break;
59     }//STR
60     case 9:{

```

```

61         reg[dr] = ~reg[sr1].val;
62         nzp = reg[dr]; //update NZP
63         break;
64     }//NOT
65     case 10:{
66         reg[dr] = memory[memory[pc.val + imm9]];
67         nzp = reg[dr]; //update NZP
68         break;
69     }//LDI
70     case 11:{
71         memory[memory[pc.val + imm9]] = reg[dr].val;
72         break;
73     }//STI
74     case 12:{
75         pc = reg[sr1];
76         break;
77     }//JMP
78     case 14:{
79         reg[dr] = pc.val + imm9;
80         break;
81     }//LEA
82     case 15:{
83         return;
84     }//TRAP
85 }
86 ip = pc; //get next instruction address
87 }
88 }

```