
# University of Engineering & Technology, Peshawar DEPARTMENT OF COMPUTER SYSTEM ENGINEERING Fall 2021



# LAB 10 part 2 Muxes, Adder, Subrtracter

(CSE-304L)

Computer Organization and Architecture Lab

**Submitted By: Anis Ahmad** 

**Reg NO: 19PWCSE1770** 

Submitted to: Dr. Ammad Khalil


# TASK01: Muxes

Write a Verilog code for 2x1, 4x1 and 8x1 multiplexer using Gate Level modeling.

# a) 2x1

```
♦ ≥ □ ● | % № © ♀ ♠ X > X | IF | 100 ns ÷ □ □ № IX | P1 & □
In #
   1
   2 module stimN();
             reg a,b,sel;
   4
             wire f;
   5
            mux 2tol M(a,b,sel,f);
             initial
   6
   7
             begin
   8
                     $display("A B SEL F");
   9
                     a=0;
  10
                     b=0:
   11
                     sel=0;
  12
                    #1 $display("%b %b %b %b",a,b,sel,f);
  13
                    #5 a=0;
  14
                    b=0;
  15
                     sel=1;
                     $display("%b %b %b",a,b,sel,f);
  16
  17
                    #5 a=0;
  18
                    b=1;
  19
                    sel=0;
  20
                    $display("%b %b %b",a,b,sel,f);
  21
                    #5 a=0;
  22
                    b=1;
  23
                    sel=1;
  24
                     Sdisplay("%b %b %b",a,b,sel,f);
                    #5 a=1;
  25
  26
                     b=0;
  27
                    sel=0;
  28
                     Sdisplay ("%b %b %b %b",a,b,sel,f);
  29
                    #5 a=1;
                    b=0:
  30
  31
                     sel=1;
  32
                     $display("%b %b %b",a,b,sel,f);
  33
                    #5 a=1;
  34
                    b=1;
  35
                    sel=0;
                     $display("%b %b %b %b",a,b,sel,f);
  36
  37
                    #5 a=1;
                    b=1;
  38
  39
                    sel=1;
                     $display("%b %b %b",a,b,sel,f);
  40
  41
             end
   42 endmodule
```





# b) 4x1

```
In #
   2 module mux 4tol(s1,s2,d0,d1,d2,d3,f);
            input s1, s2, d0, d1, d2, d3;
             output f;
   5
             wire ns1,ns2,a0,a1,a2,a3,aa0,aa1,aa2,aa3,on1,on2;
   6
             not nl(nsl,sl);
   7
            not n2 (ns2, s2);
   8
             and g1(a0, ns1, ns2);
   9
             and gll(aa0, a0, d0);
  10
            and g2(al, ns1, s2);
  11
            and g22(aal,al,d1);
  12
             and g3(a2,s1,ns2);
  13
            and g33(aa2,a2,d2);
  14
            and g4(a3,s1,s2);
  15
            and g44(aa3,a3,d3);
  16
            or ol(on1, aa0, aa1);
  17
            or o2(on2,aa2,aa3);
  18
             or o3(f,on1,on2);
  19 endmodule
```

```
module stim_mux4to1();
reg s1,s2,d0,d1,d2,d3;
wire f;
        mux 4to1 multi(s1,s2,d0,d1,d2,d3,f); initial
        begin
                $display("SEL1 SEL2 D0 D1 D2 D3");
                s1=0; s2=0; d0=0;d1=0;d2=0;d3=0;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0; d0 = 0; d1 = 0; d2 = 0; d3 = 1;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0:
                                 s2 = 0; d0 = 0; d1 = 0; d2 = 1; d3 = 0;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                                 s2 = 0; d0 = 0; d1 = 0; d2 = 1; d3 = 1;
                  #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0; d0 = 0; d1 = 1; d2 = 0; d3 = 0;
                  #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0; d0 = 0; d1 = 1; d2 = 0; d3 = 1;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                                 s2 = 0; d0 = 0; d1 = 1; d2 = 1; d3 = 1;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
         s1 = 0; s2 = 0; d0 = 1; d1 = 0; d2 = 0; d3 = 0;
         #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
           s1 = 0; s2 = 0; d0 = 1; d1 = 0; d2 = 0; d3 = 1;
         #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0; d0 = 1; d1 = 0; d2 = 1; d3 = 0;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                                 s2 = 0; d0 = 1; d1 = 0; d2 = 1; d3 = 1;
                s1 = 0:
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0;
                d0 = 1; d1 = 1; d2 = 0; d3 = 0;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 0;
                d0 = 1; d1 = 1; d2 = 0; d3 = 1;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                                 s2 = 0; d0 = 1; d1 = 1; d2 = 1; d3 = 0;
                 #10 $display("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                                 s2 = 0; d0 = 1; d1 = 1; d2 = 1; d3 = 1;
                 #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                s1 = 0;
                                 s2 = 1; d0 = 0; d1 = 0; d2 = 0; d3 = 0;
```

```
s1 = 0; s2 = 1; d0 = 0; d1 = 0; d2 = 0; d3 = 1;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
s1 = 0; s2 = 1; d0 = 0; d1 = 0; d2 = 1; d3 = 0;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 0; d1 = 0; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0;
                       s2 = 1;
      d0 = 0; d1 = 1; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0:
                       s2 = 1;
      d0 = 0; d1 = 1; d2 = 0; d3 = 1;
       #10 $display("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0;
                       s2 = 1; d0 = 0; d1 = 1; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0;
                       s2 = 1; d0 = 1; d1 = 0; d2 = 0; d3 = 0;
       #10 $display("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 0; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0;
                       s2 = 1; d0 = 1; d1 = 0; d2 = 1; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 0; d2 = 1; d3 = 1;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
s1 = 0; s2 = 1; d0 = 1; d1 = 1; d2 = 0; d3 = 0;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
 s1 = 0;
               s2 = 1; d0 = 1; d1 = 1; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0:
                       s2 = 1;
      d0 = 1; d1 = 1; d2 = 1; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 0:
                       s2 = 1;
      d0 = 1; d1 = 1; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 0;
      d0 = 0; d1 = 0; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 0;
```


#10 \$ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);

```
d0 = 0; d1 = 0; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                        s2 = 0;
       s1 = 1;
       d0 = 0; d1 = 0; d2 = 1; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 0; d1 = 0; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 0; d1 = 1; d2 = 0; d3 = 0;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
 s1 = 1; s2 = 0; d0 = 0; d1 = 1; d2 = 0; d3 = 1;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1; s2 = 0; d0 = 0; d1 = 1; d2 = 1; d3 = 1;
        #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 0; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 0; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 0; d2 = 1; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 0; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 1; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0;
       d0 = 1; d1 = 1; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 0; d0 = 1; d1 = 1; d2 = 1; d3 = 0;
        #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
 s1 = 1; s2 = 0; d0 = 1; d1 = 1; d2 = 1; d3 = 1;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
 s1 = 1; s2 = 0; d0 = 0; d1 = 0; d2 = 0; d3 = 0;
        #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1;
                        s2 = 1;
```

```
d0 = 0; d1 = 0; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 0; d1 = 0; d2 = 1; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 1; d0 = 0; d1 = 0; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 1;
                                                 d0 = 0; d1 = 1; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1:
                       s2 = 1; d0 = 0; d1 = 1; d2 = 0; d3 = 1;
       \#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 0; d1 = 1; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 1; d0 = 1; d1 = 0; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
       s1 = 1; s2 = 1; d0 = 1; d1 = 0; d2 = 0; d3 = 1;
#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
 s1 = 1; s2 = 1; d0 = 1; d1 = 0; d2 = 1; d3 = 0;
\#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 0; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 1; d2 = 0; d3 = 0;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
      s1 = 1;
                       s2 = 1; d0 = 1; d1 = 1; d2 = 0; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 1; d2 = 1; d3 = 0;
      s1 = 1;
       \#10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
                       s2 = 1; d0 = 1; d1 = 1; d2 = 1; d3 = 1;
       #10 $ display ("%b %b %b %b %b %b %b",s1,s2,d0,d1,d2,d3,f);
               end
```

endmodule

# **Output Wave:**



# c) 8x1


# Code:

edit - mux8to1a.v
File Edit View Tools Window

```
100 ns 🛟 🗓 🗓 🖫 🌃 📑 🙌 😚 🛅
In #
                                                                                   Ε
   2 module mux 8tol(s1,s2,s3,in0,in1,in2,in3,in4,in5,in6,in7,f);
             input s1, s2, s3, in0, in1, in2, in3, in4, in5, in6, in7;
   3
   4
             output f;
   5
             wire nsl,ns2,ns3,a0,a1,a2,a3,a4,a5,a6,a7;
   6
             not n1 (nsl,sl);
   7
             not n2 (ns2, s2);
   8
             not n3(ns3,s3);
   9
             and g0(a0, ns1, ns2, ns3, in0);
  10
             and gl(al, sl, ns2, ns3, in1);
            and g2(a2,ns1,s2,ns3,in2);
  11
  12
             and g3(a3,s1,s2,ns3,in3);
             and g4(a4, ns1, ns2, s3, in4);
  13
  14
             and g5(a5,s1,ns2,s3,in5);
  15
             and g6(a6, ns1, s2, s3, in6);
  16
            and g7(a7,s1,s2,s3,in7);
  17
             or ol(f,a0,a1,a2,a3,a4,a5,a6,a7);
  18 endmodule
```

```
2 module stim_8tol;
      reg sl,s2,s3,in0,in1,in2,in3,in4,in5,in6,in7;
      wire f;
      mux 8tol multipl(s1,s2,s3,in0,in1,in2,in3,in4,in5,in6,in7,f);
      initial
     begin
          $display("SEL3 SEL2 SEL1 IN7 IN6 IN5 IN4 IN3 IN2 IN1 IN0 F");
          s1 = 0; s2 = 0; s3 = 0;
          10
11
13
14
15
16
          s1 = 0; s2 = 0; s3 = 0;
in0=1;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
          17
18
19
          #5:
          s1 = 1; s2 = 0; s3 = 0;
20
21
22
23
24
25
26
          in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
          #5;
          s1 = 1; s2 = 0; s3 = 0;
in0=0;in1=1;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
          27
28
29
30
          s1 = 0; s2 = 1; s3 = 0;
          in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
31
32
33
          #5:
34
35
36
37
38
39
40
          s1 = 0; s2 = 1; s3 = 0;
          s1 = 1; s2 = 1; s3 = 0;
          in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
          42
          #5:
```


```
44
                 s1 = 1; s2 = 1; s3 = 0;
                 in0=0;in1=0;in2=0;in3=1;in4=0;in5=0;in6=0;in7=0;
45
                 46
47
                 #5;
48
49
                 s1 = 0; s2 = 0; s3 = 1;
50
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
51
                 #1 $display("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
52
                 #5;
53
                 s1 = 0; s2 = 0; s3 = 1;
54
55
                 in0=0;in1=0;in2=0;in3=0;in4=1;in5=0;in6=0;in7=0;
56
                 #1 Sdisplay("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
57
                 #5;
58
                 s1 = 1; s2 = 0; s3 = 1;
59
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
60
61
                 #1 @display("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
62
63
                 s1 = 1; s2 = 0; s3 = 1;
64
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=1;in6=0;in7=0;
65
                 #1 Odisplay("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
66
68
69
                 s1 = 0; s2 = 1; s3 = 1;
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
70
                 #1 $display("%b %b %b, s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
71
72
                 #5;
73
74
                 s1 = 0; s2 = 1; s3 = 1;
75
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=1;in7=0;
76
                 #1 $display("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
77
                 #5:
78
79
                 s1 = 1; s2 = 1; s3 = 1;
80
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=0;
81
                 #1 Odisplay("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
82
                 #5;
                 s1 = 1; s2 = 1; s3 = 1;
83
                 in0=0;in1=0;in2=0;in3=0;in4=0;in5=0;in6=0;in7=1;
84
                 #1 Odisplay("%b %b %b",s3,s2,s1,in7,in6,in5,in4,in3,in2,in1,in0,f);
85
87
88 endmodule
```



# TASK01:

Write a Verilog code for Half Adder using Gate Level modeling

```
edit - halfadder1.v
File Edit View Tools Window
             ↑種:※※※★☆☆
                                       100 ns 🕂 🗓 🗓 🐼
 In #
    1
    2 module half adder(a,b,sum,carry);
             input a,b;
              output sum, carry;
    5
             xor gl(sum,a,b);
              and g2(carry,a,b);
    7 endmodule
edit - halfadder2.v
File Edit View Tools Window
In #
                                                                          E:/
   2 module stim half;
            reg a,b;
            wire sum, carry;
            half adder HA(a,b,sum,carry);
   6
            initial
   7
            begin
                   $display("A B
                                Difference Barrow");
   8
                   a = 0; b = 0;
   9
                   #1 $display("%b %b %b",a,b,sum,carry);
   10
   11
                   #5;
   12
                   a = 0; b = 1;
                   #1 $display("%b %b %b
   13
                                       %b",a,b,sum,carry);
   14
                   #5;
                   a = 1; b = 0;
   15
                   #1 Sdisplay("%b %b %b
                                        %b",a,b,sum,carry);
   16
   17
                   #5;
   18
                   a = 1; b = 1;
                   #1 $\display("\&b \&b \&b",a,b,sum,carry);
   19
   20
                   #5;
   21
            end
   22 endmodule
```



\_\_\_\_\_

#### TASK02:

Write a Verilog code for Full Adder using Gate Level modeling.

```
edit - Fulladder1.v
File Edit View Tools Window
In #
   2 module full adder(a,b,c,sum,carry);
           input a,b,c;
           output sum, carry;
   5
           wire al, a2, a3;
           xor gl(sum,a,b,c);
   8
           xor g2(a1,a,b);
   9
           and g3(a2,a,b);
   10
          and g4(a3,a1,c);
  11
           or g5(carry,a2,a3);
   12 endmodule
```


File Edit View Tools Window

```
In #
                                                                             E:/5TH SE
   2 module stim fulladd;
            reg a,b,c;
            wire sum, carry;
            full adder fulad(a,b,c,sum,carry);
   5
   6
            initial
            begin
   8
                    $display("A B Cin
                                          Sum
                                                 carry");
   9
                    a = 0; b = 0; c = 0;
                    #1 $display("%b %b %b
  10
                                          %b
                                                 %b",a,b,c,sum,carry);
  11
                    #5;
                    a = 0; b = 0; c = 1;
  12
  13
                    #1 $display("%b %b %b
                                                  %b",a,b,c,sum,carry);
                                          %b
  14
                    #5;
  15
                    a = 0; b = 1; c = 0;
  16
                    #1 $display("%b %b %b
                                          %b
                                                  %b",a,b,c,sum,carry);
  17
                    #5;
  18
                    a = 0; b = 1; c = 1;
                    #1 $display("%b %b %b
  19
                                                  %b",a,b,c,sum,carry);
  20
                    #5;
                    a = 1; b = 0; c = 0;
  21
                    #1 $display("%b %b %b
  22
                                                  %b",a,b,c,sum,carry);
                                          %b
  23
                    #5;
  24
                    a = 1; b = 0; c = 1;
                    #1 Sdisplay("%b %b %b
  25
                                          %b
                                                  %b",a,b,c,sum,carry);
  26
                    #5;
                    a = 1; b = 1; c = 0;
  27
                    #1 Sdisplay("%b %b %b
  28
                                          %b
                                                 %b",a,b,c,sum,carry);
                    #5;
  30
                    a = 1; b = 1; c = 1;
                    #1 $display("%b %b %b
  31
                                                 %b",a,b,c,sum,carry);
  32
                    #5;
  33
            end
  34 endmodule
```

#### **Output Wave:**

wave - default

File Edit View Insert Format Tools Window



#### **TASK03:**

Write a Verilog code for Half Subtractor using Gate Level modeling.

```
edit - halfaub1.v
File Edit View
             Tools Window
              【程】 X * *X #A Ω @ @ &
                                       100 ns 🛟 🔍 🗓 🖫 🖫
In #
    2 module half sub(a,b,sum,carry);
             input a,b;
             output sum, carry;
             wire na;
             not nl(na,a);
             xor gl(sum,a,b);
             and g2(carry, na, b);
    9 endmodule
   10
```

```
edit - halfsub2.v
File Edit View Tools Window
            In #
    2 module stim_halfsub;
            reg a,b;
            wire sum, carry;
            half sub HS(a,b,sum,carry);
    6
            initial
                    $display("A B SUM
    8
                                           Carry");
                    a = 0; b = 0;
                    #1 $display("%b %b %b
   10
                                           %b",a,b,sum,carry);
                    #5;
                    a = 0; b = 1;
   12
                    #1 $display("%b %b %b
                                           %b", a, b, sum, carry);
                    #5;
   14
                    a = 1; b = 0;
#1 $display("%b %b %b
   15
                                           %b",a,b,sum,carry);
   16
                    #5;
                    a = 1; b = 1;
   18
   19
                    #1 $display("%b %b %b",a,b,sum,carry);
   20
                    #5;
   22 endmodule
   23
   24
```



