

UART INTEGRATED PIPELINE

VERIFICATION

We will run the following C code on our processor.

```
5 // UART Registers
6 #define UART_STATUS_R      (*((volatile unsigned int*)0x3FF))
7 #define UART_CONTROL_R     (*((volatile unsigned int*)0x3FE))
8 #define UART_RX_DATA_R     (*((volatile unsigned int*)0x3FD))
9 #define UART_TX_DATA_R     (*((volatile unsigned int*)0x3FC))
10
11 #define UART_TX_FF         0x08
12 #define UART_RX_FE         0x01
13 #define DELAY              100
14
15 ▼ int main() {
16     // Data to be transmitted
17     unsigned int data[9];
18     data[0] = 0x12;
19     data[1] = 0x34;
20     data[2] = 0x56;
21     data[3] = 0x78;
22     data[4] = 0x9A;
23     data[5] = 0xBC;
24     data[6] = 0xDE;
25     data[7] = 0xF1;
26     data[8] = 0x23;
27
28     // Loopback Enabled, One Stop bit, Even Parity, Baud Divisor = 4
29     UART_CONTROL_R = 0x5004;
30
31     // Transmit each byte, one after the other
32     for (int i = 0; i < 9; i++)
33     {
34     ▼
35         while((UART_STATUS_R & UART_TX_FF) != 0);
36         UART_TX_DATA_R = data[i];
37     }
38
39     // Wait to observe IDLE behavior of Tx
40     for (int i = 0; i < DELAY; i++);
41
42     // Read to free up one byte in Rx FIFO
43     while((UART_STATUS_R & UART_RX_FE) != 0);
44     int received_data = UART_RX_DATA_R;
45
46     // Transmit again
47     while((UART_STATUS_R & UART_TX_FF) != 0);
48     UART_TX_DATA_R = 0x45;
49
50     while(1);
51 }
52
```


First of all, the program loads the data into the data memory.



We have selected the Baud Divisor to be 4, Even Parity, One Stop bit and Loopback enabled.

Then the program moves onto transmitting the data, as soon as data is written to **UART_TX_DR**.

```
00000007 00 00 00 00 00 00 00 12
ffffff9
```



As loopback mode is enabled, we can see that as the transmission completes the same data ends up in RX_FIFO.

```

- /pipeline_uart_tb/dut/uart_0/uart_rx_0/rx_fifo_0/fifo - Default :00000007 00 00 00 00 00 00 00 12
ffffffffff

```

The Program keeps on writing to UART_TX_DR, which goes to the TX_FIFO.

```

- /pipeline_uart_tb/dut/uart_0/uart_tx_0/tx_fifo_0/fifo - Default :00000007 f1 de bc 9a 78 56 34 12
ffffffffff

```


As the data is being transmitted when we are writing to the FIFO, so it also freeing up and we can write more data to it. We can see that **0x12** has been replaced by **0x23**.

```

./pipeline_uart_tb/dut/uart_0/uart_tx_0/tx_fifo_0/fifo - Default
00000007 f1 de bc 9a 78 56 34 23
ffffff9

```

Eventually, same data is being received from UART receiver and goes into RX_FIFO.


```

./pipeline_uart_tb/dut/uart_0/uart_rx_0/rx_fifo_0/fifo - Default
00000007 f1 de bc 9a 78 56 34 12
ffffff9

```

Here, we can observe that the RX_FIFO does not have **0x23**, as the receiver FIFO is full therefore it can't accept more than 8 bytes.

After transmitting the 9 bytes, the program enters into a state of delay, which can be observed below.



After the delay finishes, we read from the RX_FIFO, which frees up one byte from the RX_FIFO. Therefore, new incoming data can now be stored in RX_FIFO.

Let us transmit another byte **0x45**.

```

- /pipeline_uart_tb/dut/uart_0/uart_tx_0/tx_fifo_0/fifo - Default #####
00000007 f1 de bc 9a 78 56 45 23
fffffffff9

```

Which is successfully read stored in RX_FIFO.

```

- /pipeline_uart_tb/dut/uart_0/uart_rx_0/rx_fifo_0/fifo - Default #####
00000007 f1 de bc 9a 78 56 34 45
fffffffff9

```

After that the program finishes, and it remains in a state of infinite loop.

