
<u>VERIFICATION</u>

We will run the following C code on our processor.


```
// UART Registers
      #define
                   UART_STATUS_R
                                          (*((volatile unsigned int*)0x3FF))
                                          (*((volatile unsigned int*)0x3FE))
(*((volatile unsigned int*)0x3FD))
      #define
                   UART_CONTROL_R
      #define
                UART RX DATA R
                                          (*((volatile unsigned int*)0x3FC))
      #define
                 UART_TX_DATA_R
                   UART_TX_FF
UART_RX_FE
      #define
      #define
      #define
                                          100
                   DELAY
15 ▼ int main() {
          unsigned int data[9];
          data[0] = 0x12;
data[1] = 0x34;
          data[2] = 0x56;
          data[3] = 0x78;
          data[4] = 0x9A;
          data[5] = 0xBC;
          data[6] = 0xDE;
data[7] = 0xF1;
          data[8] = 0x23;
           // Loopback Enabled, One Stop bit, Even Parity, Baud Divisor = 4
          UART_CONTROL_R = 0x5004;
           // Transmit each byte, one after the other
34 ▼
               while((UART_STATUS_R & UART_TX_FF) != 0);
               UART_TX_DATA_R = data[i];
           for (int i = 0; i < DELAY; i++);
           // Read to free up one byte in Rx FIFO
           while((UART_STATUS_R & UART_RX_FE) != 0);
           int received_data = UART_RX_DATA_R;
           // Transmit again
           while((UART_STATUS_R & UART_TX_FF) != 0);
           UART_TX_DATA_R = 0x45;
           while(1);
```


First of all, the program loads the data into the data memory.




We have selected the Baud Divisor to be 4, Even Parity, One Stop bit and Loopback enabled.

Then the program moves onto transmitting the data, as soon as data is written to **UART_TX_DR.**






As loopback mode is enabled, we can see that as the transmission completes the same data ends up in RX FIFO.



The Program keeps on writing to UART_TX_DR, which goes to the TX_FIFO.



As the data is being transmitted when we are writing to the FIFO, so it also freeing up and we can write more data to it. We can see that **0x12** has been replaced by **0x23**.


```
/pipeline_uart_tb/dut/uart_0/uart_tx_0/tx_fifo_0/fifo - Default ::::::

000000007

f1 de bc 9a 78 56 34 23


ffffffff9
```

Eventually, same data is being received from UART receiver and goes into RX_FIFO.



Here, we can observe that the RX_FIFO does not have **0x23**, as the receiver FIFO if full therefore it can't accept more than 8 bytes.

After transmitting the 9 bytes, the program enters into a state of delay, which can be observed below.



After the delay finishes, we read from the RX_FIFO, which frees up one byte from the RX_FIFO. Therefore, new incoming data can now be stored in RX_FIFO.

Let us transmit another byte 0x45.

```
/pipeline_uart_tb/dut/uart_0/uart_tx_0/tx_fifo_0/fifo - Default ****

000000007

f1 de bc 9a 78 56 45 23

ffffffff9
```

Which is successfully read stored in RX_FIFO.

```
. /pipeline_uart_tb/dut/uart_0/uart_rx_0/rx_fifo_0/fifo - Default ////
000000007

f1 de bc 9a 78 56 34 45

ffffffff9
```

After that the program finishes, and it remains in a state of infinite loop.

