



let us assume That IFI aways fetcher instruction and IF2 aways fetcher operands.


Also assume That MI and M2 are always have their own memory systems.

So IFI, IF2, MI and M2 overlapping will not cause any structural hazard, booz instruction memory and data memory are different.


The only hazard that may occur is on RW and ID as they half requires Register access. However the hazard can be solved carily. Since RW only witer the register and ID only reads the register therefore ensuring that RW preforms register preforms write only function in upper half eyele (for RW) and read only in lower half eyele (for ID)







4 (52 RW. Reg-rd == ID/SI. Reg-rs1) cond1 The forward A=1 if (52/RW. Rey-10 == ID/S1: Reg. 152) The forward B = 1 19 12 12 =>forward A = 1 ADD X1, X2, X3 XU, XI, XS SUB 19 AZI AZS ADD $\times1, \times2, \times3$ => forward B = 1. SUB XU, XS, XI 211 121 64 [W · X1, X2 => forward A = 1 ADD X3, X1, X5 Yes this forwarding unit also some the depending by load and any other authernatic instruction on shown in example no. (3). Since, our datapalt is designed in such a way That Ex2 and M2 is available at same all ejde Theyou coneding for execution instructions will also correct for memory instructions




form QU and QS we saw that I stall cycle in needed even with forwarding units, They are we design a HDU that detects hazard and then insert a stall.

Following conditions are required;


4 [(52|Rw.Reg_rd == TD|S1.Reg_rs1)|| (52|Rw.Reg_rd == TD|S1.Reg_rs1) || (52|Rw.Reg_rd == TD|S1.Reg_rs1) || (52|Rw.Reg_rd == TD|S1.Reg_rs1) || (52|Rw.Reg_rs1) || (52|


Itm Stall.



1) freeze PS 2) Freeze F2/ID 3) Make W signals zero.

(C)-10) QUESTION 7 3 yeles for BTA calculation and I upde to calculate A/c to giver condition) we will insert stall until branch condition in known but branch would be confirmed after EXI stage Muejou we may stait the next instruction at Ex2 stage. So 3 stall ayres are needed + ID + MEXI + M/EXZ+ RW 1F2-10-10 KX1 IF1 - IF2stall stall Mode CS-102 QUESTION 8 Comparator moved to ID stage liesque new data harands asse NOW both BTA and BC walnowed in ID Stage YDD X1, X2, X3 any instruction BEQ x1, x5, Label





The HDU will become: 4 (52) Reg - 52/Rw. Reg -rd = = ID | S1. Reg -(51) 11 (52/Rw. Reg-rd = = ID/S1. Reg-rs2) 1/ [52 | Rw. Ry-13 = = ID | SI. Reg. 152 44 ID | SI. Reg-152] ==0) 11 \$152/Rw. Rug-rd==(ID/s1. Reg-rs1 || ID\$1. Reg. rs2)) 4/4 schoolog instruction is branch) Then