





QUESTION 2

CS-102

Let us assume that IF1 always fetches instruction and IF2 always fetches operands. Also assume that M1 and M2 always have their own memory systems. So IF1, IF2, M1 and M2 overlapping will not cause any structural hazard, bcoz instruction memory and data memory are different.

The only hazard that may occur is on RW and ID as they both require Register access. However this hazard can be solved easily - Since RW only writes the register and ID only reads the register therefore ensuring that RW performs register write only function in upper half cycle (for RW) and read only in lower half cycle (for ID).




(Q3) QUESTION 3
let us take 2 instructions;

ADD x_1, x_2, x_3
SUB x_3, x_1, x_5

CS-102


a data hazard occurs x_1 is not loaded yet when the instruction 2 is decoded.






The value of x_1 is required at the cycle number 4, however the x_1 will not be available until 6th cycle. This results in data hazard.

QUESTION 4

CS-102



at maximum extent the data is available after the end of 5th cycle as soon as possible and will be required at the beginning of 5th cycle. We can stall the secondary instruction by 1 cycle then use a forwarding unit.



cond1 if (S2/RW.Reg-rd == ID/S1.Reg-rs1)
Then forward A = 1

cond2 if (S2/RW.Reg-rd == ID/S1.Reg-rs2)
Then forward B = 1

Example

1) rd rs1 rs2
ADD x1, x2, x3 \Rightarrow forward A = 1
SUB x4, x1, x5

2) rd rs1 rs2
ADD x1, x2, x3 \Rightarrow forward B = 1
SUB x4, x5, x1

3) rd rs1 rs2
LW x1, x2 \Rightarrow forward A = 1
ADD x3, x1, x5

Yes this forwarding unit also solve the dependency b/w load and any other arithmetic instruction as shown in example no. (3).


Since, our datapath is designed in such a way that EX2 and M2 is available at same clk cycle. Therefore connecting for execution^(ALU) instructions will also correct for memory instructions.

QUESTION 5

CS-102

for e.g.:

Load x_6, x_5
Store x_6, x_7



after 1 stall cycle if following conditions are met then:

if $(s2/RW.Reg_rd == ID/s1.Reg_rs1 \ \&\& \ ID/s1.Reg_rs2 == 0)$

then forward A = 1

forward B = 1

QUESTION 6

CS-102

from Q4 and Q5 we saw that 1 stall cycle is needed even with forwarding units, therefore we design a HDU that detects hazard and then insert a stall.


Following conditions are required;

$$4) \{ (S2/Rw.Reg-rd == ID/S1.Reg-rs1) \parallel (S2/Rw.Reg-rd == ID/S1.Reg-rs2) \parallel (S2/Rw.Reg-rd == ID/S1.Reg-rs1 \&\& ID/S1.Reg-rs2 == 0) \parallel \cancel{(S2/Rw.Reg-rd == (ID/S1.Reg-rs1 \parallel ID/S1.Reg-rs2)) \&\& (secondary instruction is branch)}} \}$$

then stall.

QUESTION 6 - Diagram

CS-102



1) Freeze PS

2) Freeze F_2/ID


3) Make CV signals zero.

QUESTION 7

A/c to given condition,
3 cycles for BTA calculation and 1 cycle to calculate
branch condition.

We will insert stall until branch condition is known

Our branch would be confirmed after EX1 stage
Therefore we may start the next instruction
at EX2 stage. So 3 stall cycles are needed.




QUESTION 8

Comparator moved to ID stage therefore
new data hazards arise.

Now both BTA and BC evaluated in ID
stage

e.g. ADD x1, x2, x3
any instruction
BEQ x1, x5, Label



requires one stall


The new condition is ;

if (s2/RW.Reg-rd == s (ID/s1.Reg-rs1 || ID/s1.Reg-rs2))
 // secondary instr. is branch)

Then stall.

ID/SI

SL/RW



The HDV will become:

4 { (~~S2~~ Reg. S2 | Rw. Reg. rd == ID | S1. Reg. rs1) ||

(S2 | Rw. Reg. rd == ID | S1. Reg. rs2) ||

(S2 | Rw. Reg. rd == ID | S1. Reg. rs1 && ID | S1. Reg. rs2 } == 0) ||

* (S2 | Rw. Reg. rd == (ID | S1. Reg. rs1 || ID | S1. Reg. rs2)) &&&

second instruction is branch) }

Then stall