

Digital Logic Design

Chapter 4 Combinational Circuits

Logic Circuit Analysis

- Given a Logic Circuit, determine its Truth Table or Boolean Expression
- Procedure:
 - Label all gate outputs with arbitrary symbols
 - Determine Boolean expressions/Truth tables for each output in terms of either the inputs or the intermediate variables

Digital Logic Design Fall 2005 Lecture 10

Design Procedure

- The design of a combinational circuit involves the following steps:
 - Specification: How the circuit operates is clearly expressed
 - Formulation: Derivation of the truth table or the Boolean equations that define the relationship between inputs and outputs
 - Optimization: Algebraic or K-map optimization of the truth table and drawing the corresponding logic diagram
 - Technology Mapping: Transform the logic diagram to a new diagram using the available implementation technology
 - Verification: Verify the correctness of the final design

Digital Logic Design Fall 2005 Lecture 10

Combinational Logic



- Outputs, "at any time", are determined by the input combination
- When input change, output change immediately
 - Real circuits is imperfect and have "propagation delay"
- A combinational circuit
 - Performs logic operations that can be specified by a set of Boolean expressions
 - Can be built hierarchically


Digital Logic Design Fall 2005 Lecture 10

Timing Diagram

- Describe the functionality of a logic circuit across time
- Represented by a waveform
- For combinational logic, Output is a function of inputs

Digital Logic Design Fall 2005 Lecture 10


Timing Diagram of an AND Gate



Note that the Output change can occur "at any Time" for Combinational logic.


Digital Logic Design Fall 2005 Lecture 10

Timing Diagram Example




Digital Logic Design Fall 2005 Lecture 10

Timing Diagram Example



Digital Logic Design Fall 2005 Lecture 10

Combinational Logic



- Outputs, "at any time", are determined by the input combination
- We will discuss
 - Decoders / Encoders
 - Multiplexers / De-Multiplexers
 - Comparators
 - Parity Checkers / Generators
 - Binary Adders / Subtractors
 - Multipliers

Digital Logic Design Fall 2005 Lecture 10


Code Converters

- Convert from one code to another. Examples include
 - BCD to Seven_Segment_Decoder
 - Binary to Excess 3 Code Converter
- Design process:
 - Every bit of the output code is represented as a function of the input code bits, all such functions are reduced and implemented

Digital Logic Design Fall 2005 Lecture 10

BCD-to-7-Segment Converter


- A kind of decoder



Digital Logic Design Fall 2005 Lecture 10

BCD-to-7-Segment Converter


- A kind of decoder



Digital Logic Design Fall 2005 Lecture 10

BCD-to-7-Segment Converter


- Decode "2" and show 2



Digital Logic Design Fall 2005 Lecture 10

BCD-to-7-Segment Converter

- Decode "4" and show 4



Digital Logic Design Fall 2005 Lecture 10


BCD-to-7-Seg. Converter Truth Table

	A	B	C	D	a	b	c	d	e	f	g	
0	0	0	0	0	1	1	1	1	1	1	0	0
1	0	0	0	1	0	1	1	0	0	0	0	1
2	0	0	1	0	1	1	0	1	1	0	1	2
3	0	0	1	1	1	1	1	1	0	0	1	3
4	0	1	0	0	0	1	1	0	0	1	1	4
5	0	1	0	1	1	0	1	1	0	1	1	5
6	0	1	1	0	0	0	1	1	1	1	1	6
7	0	1	1	1	1	1	1	0	0	0	0	7
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	0	0	1	1	9
>10	All other inputs				0	0	0	0	0	0	0	

Digital Logic Design Fall 2005 Lecture 10

Design Each Output Individually — "a"

	A	B	C	D	a
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
>10	All other inputs				0




$$a = \overline{A}BD + \overline{A}CD + \overline{A}BD + \overline{A}BC$$

Digital Logic Design Fall 2005 Lecture 10

Design Each Output Individually — "b"

	A	B	C	D	b
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
>10	All other inputs				0



$$b = \overline{B}C + \overline{A}B + \overline{A}CD + \overline{A}BC$$

Digital Logic Design Fall 2005 Lecture 10

Decoders and Encoders


- Binary Decoders
- Binary Encoders
- Priority Encoders

Digital Logic Design Fall 2005 Lecture 10

Decoders

• n inputs-to- 2^n outputs

–Each state corresponds to a unique input combination




Digital Logic Design Fall 2005 Lecture 10

TABLE 3-4
Truth Table for 3-to-8-Line Decoder

Inputs			Outputs							
A_2	A_1	A_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


Digital Logic Design Fall 2005 Lecture 10

3-to-8 Line Decoder



Digital Logic Design Fall 2005 Lecture 10

A 2-to-4-Line Decoder



E	A_1	A_0	D_3	D_2	D_1	D_0
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0
1	X	X	1	1	1	1


(b) Truth table

(c) Logic Equations

Digital Logic Design Fall 2005 Lecture 10

Large Sized Decoders

- It is possible to connect smaller sized decoders to form a larger decoder



Digital Logic Design Fall 2005 Lecture 10

4-input Tree Decoder






Figure 9.8: 4-input tree decoder
Digital Logic Design Fall 2005 Lecture 10

Implementing a Binary Adder a Using Decoder




Digital Logic Design Fall 2005 Lecture 10

Decoder uses




Digital Logic Design Fall 2005 Lecture 10

Decoder uses



Digital Logic Design Fall 2005 Lecture 10



Digital Logic Design Fall 2005 Lecture 10

Decoders and Encoders

- Binary Decoders
- Binary Encoders
- Priority Encoders

Digital Logic Design Fall 2005 Lecture 12

Encoders

- Binary: 2^n inputs-to-n outputs
 - It is assumed that only one input is TRUE or ONE at one time: Most of the input combinations are Don't Care
 - Implementation is using OR gates only; one gate is needed for each output


$$A0 = D1 + D3$$

$$A1 = D2 + D3$$

INPUTS				OUTPUTS	
D3	D2	D1	D0	A1	A0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Digital Logic Design Fall 2005 Lecture 12

Binary Encoders



Digital Logic Design Fall 2005 Lecture 12

TABLE 3-5
Truth Table for Octal-to-Binary Encoder


Inputs								Outputs		
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$


$$A_2 = D_4 + D_5 + D_6 + D_7$$

Digital Logic Design Fall 2005 Lecture 12



Digital Logic Design Fall 2005 Lecture 12

M-to-N-Line Encoder ($M \leq 2^N$)



Digital Logic Design Fall 2005 Lecture 12

8-to-3 Encoder

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

Since $D_x=1$ only in one column at a time

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	1	X	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

Digital Logic Design Fall 2005 Lecture 12

4-to-2 Priority Encoder

D3	D2	D1	D0	A1	A0	Active
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	X	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Or using simplification property

$$A1 = D3 + \overline{D3}D2 = D3 + D2$$

Digital Logic Design Fall 2005 Lecture 12

$$A1 = D2 + D3$$

4-to-2 Priority Encoder

D3	D2	D1	D0	A1	A0	Active
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	X	0	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Or using simplification property

$$A0 = D3 + D3D2D1 = D3 + \overline{D2}D1$$

Digital Logic Design Fall 2005 Lecture 12

$$A0 = D3 + \overline{D2}D1$$

4-to-2 Priority Encoder

D3	D2	D1	D0	A1	A0	Active
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

$$\text{Active} = D3 + D2 + D1 + D0$$

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (A2)

D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	1	X	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

$$A2 = D7D6D5D4 + D7D6D5 + D7D6 + D7$$

$$= D6D5D4 + \overline{D6}D5 + D6 + D7$$

$$= \overline{D5}D4 + D5 + D6 + D7$$

$$= D4 + D5 + D6 + D7$$

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (A1)

D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	1	X	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

$$A1 = D7D6D5D4D3D2 + D7D6D5D4D3 + D7D6 + D7$$

$$= D6D5D4D3D2 + D6D5D4D3 + D6 + D7$$

$$= \overline{D5}D4D3D2 + \overline{D5}D4D3 + D6 + D7$$

$$= D5D4(D3D2 + D3) + D6 + D7$$

$$= \overline{D5}D4D2 + \overline{D5}D4D3 + D6 + D7$$

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (A0)

D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	0	1	1
0	0	0	0	0	1	X	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

$$A0 = D7D6D5D4D3D2D1 + D7D6D5D4D3 + D7D6D5 + D7$$

$$= D6D5D4D3D2D1 + D6D5D4D3 + D6D5 + D7$$

$$= \overline{D6}(D5D4D3D2D1 + D5D4D3 + D5) + D7 = \overline{D6}(D4D3D2D1 + \overline{D4}D3 + D5) + D7$$

$$= \overline{D6}(D4(D3D2D1 + D3) + D5) + D7 = \overline{D6}(D4(\overline{D2}D1 + D3) + D5) + D7$$

$$= \overline{D6}D4D2D1 + \overline{D6}D4D3 + D6D5 + D7$$

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (All)

D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	X	0	1	0	1
0	0	0	0	1	X	X	X	0	1	1	1
0	0	0	1	X	X	X	X	1	0	0	1
0	0	1	X	X	X	X	X	1	0	1	1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	X	X	X	X	X	1	1	1	1

$$A2 = D4 + D5 + D6 + D7$$


$$A1 = \overline{D5}D4D2 + \overline{D5}D4D3 + D7$$

$$A0 = \overline{D6}D4D2D1 + D6D4D3 + \overline{D6}D5 + D7$$

$$\text{Active} = D1 + D2 + D3 + D4 + D5 + D6 + D7$$


Digital Logic Design Fall 2005 Lecture 12

Maps of Priority Encoder




Digital Logic Design Fall 2005 Lecture 12

Logic Diagram of a 4-Input Priority Encoder




Digital Logic Design Fall 2005 Lecture 12

Uses of priority encoders



Digital Logic Design Fall 2005 Lecture 12


Multiplexers (Mux)



- Functionality: Selection of a particular input
- Route 1 of N inputs (A) to the output F
- En(able) bit can disable the route and set F to 0

Digital Logic Design Fall 2005 Lecture 12


Multiplexers (Mux) w/out Enable



S1	S0	A3	A2	A1	A0	F
0	0	X	X	X	0	0
0	1	X	X	0	X	0
1	0	X	0	X	X	0
1	1	0	X	X	X	0
0	0	X	X	X	1	1
0	1	X	X	1	X	1
1	0	X	1	X	X	1
1	1	1	X	X	X	1

Digital Logic Design Fall 2005 Lecture 12

Multiplexers (Mux) w/out Enable




S1	S0	F
0	0	A0
0	1	A1
1	0	A2
1	1	A3

$$F = \overline{S_1}\overline{S_0}A_0 + \overline{S_1}S_0A_1 + S_1\overline{S_0}A_2 + S_1S_0A_3$$

Digital Logic Design Fall 2005 Lecture 12


Logic Diagram of a 4-to-1 Mux

$$F = \overline{S_1}\overline{S_0}A_0 + \overline{S_1}S_0A_1 + S_1\overline{S_0}A_2 + S_1S_0A_3$$



Digital Logic Design Fall 2005 Lecture 12

Multiplexers (Mux) w/ Enable



En	S1	S0	F
0	X	X	0
1	0	0	A0
1	0	1	A1
1	1	0	A2
1	1	1	A3


$$F = \text{En} \cdot (\overline{S_1}\overline{S_0}A_0 + \overline{S_1}S_0A_1 + S_1\overline{S_0}A_2 + S_1S_0A_3)$$

$$= \text{En}\overline{S_1}\overline{S_0}A_0 + \text{En}\overline{S_1}S_0A_1 + \text{En}S_1\overline{S_0}A_2 + \text{En}S_1S_0A_3$$

Digital Logic Design Fall 2005 Lecture 12

4-to-1 Mux w/ Enable Logic


$$F = \text{En} \cdot (\overline{S_1}\overline{S_0}A_0 + \overline{S_1}S_0A_1 + S_1\overline{S_0}A_2 + S_1S_0A_3)$$



Digital Logic Design Fall 2005 Lecture 12


4-to-1 Mux w/ Enable Logic

$$F = \text{En}\overline{S_1}\overline{S_0}A_0 + \text{En}\overline{S_1}S_0A_1 + \text{En}S_1\overline{S_0}A_2 + \text{En}S_1S_0A_3$$



Digital Logic Design Fall 2005 Lecture 12


Quadruple 2-to-1 Line Mux




En	SEL	F[3:0]
0	X	0000
1	0	A[3:0]
1	1	B[3:0]

Digital Logic Design Fall 2005 Lecture 12


Quadruple 2-to-1 Line Mux




Demultiplexers (DeMux)




DeMux Operations




DeMux Operations




DeMux Operations w/ Enable




1-bit Magnitude Comparator




2-bit Magnitude Comparator (unsigned)


Digital Logic Design Fall 2005 Lecture 13

2-bit Magnitude Comparator (unsigned)


Digital Logic Design Fall 2005 Lecture 13

3-bit Magnitude Comparator (unsigned)


Digital Logic Design Fall 2005 Lecture 13

4-bit Magnitude Comparator (unsigned)

Digital Logic Design Fall 2005 Lecture 13

4-bit Magnitude Comparator

Digital Logic Design Fall 2005 Lecture 13

Cascading Comparator


$$AGTBout = (A > B) + (A = B) \cdot AGTBin$$

$$AEQBout = (A = B) \cdot AEQBIn$$

$$ALTBout = (A < B) + (A = B) \cdot ALTBIn$$

Digital Logic Design Fall 2005 Lecture 13

16-bit Cascading Comparator



Digital Logic Design Fall 2005 Lecture 13


Arithmetic Circuits: Adders

■ Half Adder

$$S = X \oplus Y$$

$$C = XY$$

Inputs		Outputs	
X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Digital Logic Design Fall 2005 Lecture 13


Adders: Full Adder

■ Adder

INPUTS			OUTPUTS	
X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \sum m(1,2,4,7)$$

$$C = \sum m(3,5,6,7)$$



Digital Logic Design Fall 2005 Lecture 13


Multi-bit Adders

■ Challenge: No of inputs for a 16 bit adder = 32 + 1

- Truth Table is not practical; Reduction will take forever

■ Solution: Use Single-bit adder and cascade

■ Ripple Carry Adder:



Digital Logic Design Fall 2005 Lecture 13

Carry Path Delays and Enhancements


- Carry-path is long: high-speed Adder circuits can not be implemented using ripple carry method

- No. of Carry Logic Levels for n -bit Addition = $2n + 2$

- Delay optimization can be achieved by Logic Manipulation

- Define $P_i = A_i \oplus B_i$ & $G_i = A_i B_i$


- Then $S_i = P_i \oplus C_i$ & $C_{i+1} = G_i + P_i C_i$



Digital Logic Design Fall 2005 Lecture 13


Carry Select Adder

- Evaluate all carry's in parallel and then select the correct one



Digital Logic Design Fall 2005 Lecture 13


Binary Adder/Subtractor



Digital Logic Design Fall 2005 Lecture 13

Handling Overflow in Adders

- If Sum does not fit in n bits, we say overflow has happened
 - It is important to know that overflow occurred so that it can be handled appropriately
 - In case of Unsigned number, Overflow = end carry
 - With Signed numbers, overflow can only occur if the two numbers are of the same sign





Digital Logic Design Fall 2005 Lecture 13

Multipliers


Binary Multiplication

In1	In0	product
0	0	0
0	1	0
1	0	0
1	1	1




Digital Logic Design Fall 2005 Lecture 13

Multi-bit Multiplication



Digital Logic Design Fall 2005 Lecture 13

Multi-bit Parallel Multiplier



Digital Logic Design Fall 2005 Lecture 13

Parallel Multipliers

- Consist of Three main components
 - Partial product generator:
 - Implemented with AND Gates
 - Partial Product Reduction Logic
 - Many implementation like
 - Carry Save, Dual Carry Save
 - Wallace Tree, Dadda Tree
 - Vuleimin Reduction
 - Final Adder
 - Ripple Carry, Carry Look-ahead or Carry Save

Digital Logic Design Fall 2005 Lecture 13

Hazards and Glitches

- A hazard is the possibility of an unwanted transient (spike or glitch). In a **particular circuit implementation** of the function, a glitch may or may not occur depending on the actual delays in the circuit
- **CAUSE:** Different Propagation Delays in paths reaching the input to a gate
- **Hazards:** The Circuit may not behave as expected
 - **Static Hazards**
 - The outputs may change state for a brief time and then return to the normal: GLITCH
 - **Dynamic Hazards**
 - The output may contain glitches when a state change of the output occurs


Digital Logic Design Fall 2005 Lecture 13

Hazards Example

$F(A,B,C) = \sum m(1,5,6,7)$

BC	00	01	11	10
A 0	0	1	0	0
A 1	0	1	1	1


Reduced Implementation



Digital Logic Design Fall 2005 Lecture 13

Hazard Covers

- Add additional gates to cover states that can cause glitches. These gates are not required functionally, however, their absence can cause glitches.



Digital Logic Design Fall 2005 Lecture 13