
- (a) Design a Moore FSM that outputs a 1 when three consecutive 1's have been received as input and 0 otherwise.
- (b) Implement the FSM in (a) in Verilog.

Solution:

(a)



(b)

endmodule

```
module seq3_detect_moore(x,clk, y);
// Moore machine for a three-1s sequence detection
   input x, clk;
   output y;
                                                    0
   reg [1:0] state;
                                                               0
   parameter S0=2'b00, S1=2'b01, S2=2'b10,
S3=2'b11;
                                                               1
// Define the sequential block
                                                   S_0/0
   always @(posedge clk)
        case (state)
                                                              0
                S0: if (x) state <= S1;
                                                      0
                                                                           1
                        else
                                state <= S0;
                S1: if (x) state \leq S2;
                                state <= S0;
                        else
                                                               1
                S2: if (x) state \leq S3;
                                                   (S_3/1)
                        else
                                state <= S0;
                S3: if (x) state <= S3;
                        else
                                state <= S0;
        endcase
// Define output during S3
   assign y = (state == S3);
```