

CSE 308: Digital System Design

- (a) State whether the following FSM is a Moore/Mealy FSM. Explain why?
- (b) Convert the FSM to its other form.
- (c) Implement the FSM in (a) in Verilog.



Solution:

- (a) The given FSM is a Moore FSM because the output depends on present state only.
- (b) Moore → Mealy.



```
module reduce (clk, reset, in, out);
  input clk, reset, in;
  output out;
  parameter zero = 0, one1 = 1, two1s = 2; // states
  req out;
                          // state register
  reg [1:0] state;
  reg [1:0] next state; // always block needs reg
// Implement the state register
  always @(posedge clk)
    if (reset) state = zero; //can put in next state logic
                state = next state;
 always @(in or state) // combinational logic
    case (state)
                                                   must include all signals
      zero: begin // last input was a zero
                                                   that are input to state
        out = 0;
        if (in) next state = one1;
                                                   and output equations
               next state = zero;
      end
     one1: begin // we've seen one 1
                                                                zero
        out = 0;
                                                                 [0]
       if (in) next state = two1s;
               next state = zero;
                                                                   1
      end
      two1s: begin // we've seen at least 2 ones
                                                                one1
        \mathbf{out} = \mathbf{1};
                                                                 [0]
       if (in) next state = two1s;
               next state = zero;
                                                         0
                                                                   1
      end
      default: begin // in case we reach a bad state
                                                                two1s
        next state = zero;
                                                                 [1]
        out = 0;
    endcase
endmodule
```