Digital Logic Design

Chapter 4
Combinational Circuits

Logic Circuit Analysis

- Given a Logic Circuit, determine its Truth Table or Boolean Expression
- Procedure:
 - Label all gate outputs with arbitrary symbols
 - Determine Boolean expressions/Truth tables for each output in terms of either the inputs or the intermediate variables

Digital Logic Design Fall 2005 Lecture 10

Design Procedure

- The design of a combinational circuit involves the following steps:
 - Specification: How the circuit operates is clearly expressed
 - Formulation: Derivation of the truth table or the Boolean equations that define the relationship between inputs and outputs
 - Optimization: Algebraic or K-map optimization of the truth table and drawing the corresponding logic diagram
 - Technology Mapping: Tranform the logic diagram to a new diagram using the available implementation technology
 - Verification: Verify the correctness of the final design

Digital Logic Design Fall 2005 Lecture 10

Combinational Logic





- Outputs, "at any time", are determined by the input combination
- When input change, output change immediately
 Real circuits is imperfect and have "propagation delay"
- A combinational circuit
 - Performs logic operations that can be specified by a set of Boolean expressions
 - Can be built hierarchically


Digital Logic Design Fall 2005 Lecture 10


Timing Diagram


- Describe the functionality of a logic circuit across time
- Represented by a waveform
- For combinational logic, Output is a function of inputs

































































Decoders and Encoders

- Binary Decoders
- Binary Encoders
- Priority Encoders


Digital Logic Design Fall 2005 Lecture 12


Encoders


- Binary: 2ⁿ inputs-to-n outputs
 - It is assumed that only one input is TRUE or ONE at one time: Most of the input combinations are Don't Care
 - Implementation is using OR gates only; one gate is needed for each output


A0 = D1 + D3A1 = D2 + D3


	INP	OUTPUTS			
D3	D2	D1	D0	A1	A0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1














4-to-2 Priority Encoder



\D1 D0 D3 D2

A1 = D2 + D3

Or using simplification property

 $A1 = D3 + \overline{D3}D2 = D3 + D2$

Digital Logic Design Fall 2005 Lecture 12

4-to-2 Priority Encoder



\D1 D0 D3 D2


 $A0 = D3 + \overline{D2}D1$

Or using simplification property

 $A0 = D3 + \overline{D3}\overline{D2}D1 = D3 + \overline{D2}D1$

Digital Logic Design Fall 2005 Lecture 12

4-to-2 Priority Encoder



Q1 D0

Active = D3 + D2 + D1 + D0

Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (A2)

D7	D6	D5	D4	D3	D2	DI	D0	A2	A1	A0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	x	0	0	-1	1
0	0	0	0	0	1	X	x	0	1	0	- 1
0	0	0	0	1	X	X	X	0	1	-1	1
0	0	0	1	X	X	X	X	1	0	0	- 1
0	0	1	X	x	X	X	x	1	0	-1	- 1
0	1	X	X	X	X	X	X	1	1	0	1
1	X	X	x	x	X	x	x	1	-1	-1	1
$A2 = \overline{D7D6D5D4} + \overline{D7D6D5} + \overline{D7D6} + \overline{D7}$											

 $= \overline{D6D5D4} + \overline{D6D5} + D6 + D7$

 $= \overline{D5}D4 + D5 + D6 + D7$

= D4 + D5 + D6 + D7 Digital Logic Design Fall 2005 Lecture 12

8-to-3 Priority Encoder (A1)

D7	D6	D5	D4	D3	D2	DI	D0	A2	A1	Α0	Active
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	- 1
0	0	0	0	0	0	1	X	0	0	1	- 1
0	0	0	0	0	1	X	X	0	1	0	- 1
0	0	0	0	1	X	X	X	0	1	1	- 1
0	0	0	1	X	X	X	X	1	0	0	- 1
0	0	1	X	X	X	X	X	1	0	1	- 1
0	1	X	X	X	X	X	X	1	1	0	- 1
1	х	x	x	x	х	x	x	1	1	1	- 1


 $A1 = \overline{D7D6D5D4D3D2} + \overline{D7D6D5D4D3} + \overline{D7D6} + D7$


- $= \overline{D6D5D4D3}D2 + \overline{D6D5D4}D3 + D6 + D7$
- $= \overline{D5D4D3}D2 + \overline{D5D4}D3 + D6 + D7$
- $=\overline{D5}\overline{D4}(\overline{D3}D2+D3)+D6+D7$
- $= \overline{D5D4D2} + \overline{D5D4D3} + \overline{D6} + \overline{D7}$ Digital Logic Design Fall 2005 Lecture 12





 $A0 = \overline{D7D6D5D4D3D2D1} + \overline{D7D6D5D4D3} + \overline{D7D6D5} + D7$


- = D6D5D4D3D2D1 + D6D5D4D3 + D6D5 + D7
- $=\overline{D6}(\overline{D5D4D3D2}D1+\overline{D5D4}D3+D5)+D7=\overline{D6}(\overline{D4D3D2}D1+\overline{D4}D3+D5)+D7$
- $= \overline{D6}(\overline{D4}(\overline{D3D2D1} + D3) + D5) + D7 = \overline{D6}(\overline{D4}(\overline{D2D1} + D3) + D5) + D7$
- $= \overline{D6D4D2D1} + \overline{D6D4D3} + \overline{D6D5} + D7$









































































































Hazards and Glitches

- A hazard is the possibility of an unwanted transient (spike or glitch). In a particular circuit implementation of the function, a glitch may or may not occur depending the actual delays in the circuit
- CAUSE: Different Propagation Delays in paths reaching the input to a gate
- Hazards: The Circuit may not behave as expected
 - Static Hazards
 - The outputs may change state for a brief time and then return to the normal: GLITCH
 - Dynamic Hazards
 - The output may contain glitches when a state change of the output occurs

Digital Logic Design Fall 2005 Lecture 13



Hazard Covers

 Add additional gates to cover states that can cause glitches. These gates are not required functionally, however, their absence can cause glitches.

