Digital Logic Design

Chapter 5: Sequential Circuits Design

Sequential Logic

Logic That Remembers

Sequential Logic

- Memory added to Combinational Logic
- Memory elements: Output is held in One of Two Stable States
 - Latches
 - Flip Flops
- Identified by the presence of Feedback
- Output depends on Inputs & State of the Circuit

Digital Logic Design Fall 2005 Lecture 14

Sequential Logic Circuits

- Classification
 - Synchronous: External timing signal determines output updates
 - Asynchronous: Outputs are updated following changes in state or inputs after propagation delays
- Structural Classification:
 - Moore: Output only derived from Flip Flops
 - Mealy: Output is combinational function of Flip Flops and inputs

Digital Logic Design Fall 2005 Lecture 14

Hazards and Sequential Logic


- In synchronous sequential circuits, most of the glitches that may occur do not cause problems because they occur in the part of the clock cycle where they do not affect the flip-flops.
- However, in asynchronous sequential circuits changes occurring at any time can affect the signals on the feedback loops and cause the circuit to enter in an incorrect state.


Digital Logic Design Fall 2005 Lecture 14

Latches


- Binary Storage Elements
 - Asynchronous in nature: No Clock
 - Types include SR and D
 - NOR and NAND implementations possible


	Set	Reset	Q	Qbar		
	-1	0	-1	0	Latch in Set	Reset
	0	0	-1	0	State	
	0	- 1	0	-1	Reset State	\times
	0	0	0	-1	of the Latch	
	1	1	0	0	Next State is Undefined	SetOb:








Avoids ambiguous inputs Used as Data (D) storage device enabled by the clock Also called a Transparent Latch Clock D Q No change: 1 0 0 Reset State 1 1 1 Set State Digital Logic Design Fall 2005 Lecture 14



































The JK Flip Flop

- SR Flip Flop or Latch has One Prohibited input State
- JK overcomes the SR limitation of both inputs being asserted simultaneously
- The Behavior is described by the following Table
 - Both J and K being TRUE cause a TOGGLE of the State


J	K	Next State
0	0	Q
0	1	0
1	0	1
1	1	Q'


Digital Logic Design Fall 2005 Lecture 14



D-type ↓ Edge Triggered Flip Flop

Cascade of a D and an SR Latch






Important FF Parameters

- Setup Time: Minimum time that the input e.g. D must be present and stable before the clock edge
- Hold Time: Minimum time that the input e.g.
 D must be held stable after the clock edge
 - A violation of Setup or Hold Time will result in unpredictable outputs
- Propagation Delay or Clock to Q delay:
 - The time after the clock edge to the output being stable in the new state

Digital Logic Design Fall 2005 Lecture 14

The Characteristic Table

- Defines the Logical Properties of the Flip Flop
- Similar to the Truth Table for Combinational Circuits




Sequential Circuit Analysis


- Label All Flip Flop Outputs (arbitrarily)
- Write Equations describing combinational logic leading to all Flip Flop Inputs
- Determine the FF Outputs from Characteristic Table
- Complete the State Table
 - Present State: Inputs: Next State: Outputs
- Circuit with m FF and n inputs need 2^{m+n} entries in the State Table


Digital Logic Design Fall 2005 Lecture 14


State Table

- The table shows the present states, inputs, next states and outputs
- One Dimensional (present state and inputs combined) Moore Model
- Two Dimensional (present state left column and inputs tabulated across the top) Mealy Model









Sequential Circuit Analysis: Example

- 1. Find the Flip Flop Input Equations
 - $J_{\scriptscriptstyle A} = BX + \overline{B}\,\overline{Y}$

 $K_A = \overline{B}X\overline{Y}$

 $J_B = \overline{A}X$


 $K_B = A + X\overline{Y}$


- 2. Find the Output Equations
 - $Z = AXY + B\overline{X}\overline{Y}$
- 3. Determine the Next State of the Flip Flops from Characteristic Tables
- 4. Fill the State Table
- 5. Draw the State Diagram


Digital Logic Design Fall 2005 Lecture 15


State and State Diagram

- A state represents the machine snapshot at a given clock period
- A clock is typically used to synchronize the state transition
- A graph consists of a set of
 - Circles:
 - Each represents a state
 - Use double circle to represent the initial state
 Directed arc: each represents a state transition
 - Inputs/outputs
- Mealy machine:
 - Label input/output along each arc
- Moore machine:
 - Label input along each arc
 - Label output inside the circle (i.e. state)
 Digital Logic Design Fall 2005 Lecture 15











Design Example: Sequence Recognizer


- A sequential circuit that recognizes the occurrence of a particular bit sequence
- Input: $X(t) \in \{0, 1\}$
- Output: $Z(t) \in \{0, 1\}$

$$Z(t) = \begin{cases} 1, & \text{if } X(t-3,t) = 1101 \\ 0, & \text{Otherwise} \end{cases}$$

Sequ	en	ce	R			ni : 1,if 0,0)=1 e	10°	1							
Time X(t) Z(t)	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
X(t)	1	0	0	1	0	1	1	0	1	0	1	1	0	1	1	0	1	
Digital Logic Design Fall 2005 Lecture 16																		









Logic Circuits Design Steps Obtain state diagram or state table as requirement Assign binary codes to states

- Generate a Boolean function for
- Each external output
- Each state encoded bit
- Simplify the Boolean functions
- Draw a D F/F (or register) for each state encoded bit
- Draw logic circuits for
 - External outputs
 - Each inputs of state encoded bits
 - Input of state encoded bits = the next state
 - Output of state encoded bits = the current state





Vending Machine State Machine

- Dispense a Coke when depositing 15 ¢
- Inputs
 - 5 = a nickel
 - 10 = a dime
 - BC = bad coin (including quarters in this example)
- Outputs
 - R = reject
 - C = coke
 - N = no coke

