

# VHDL cryptography algorithm - *Vernam Cipher* -

Realised by :

ZAKARI BOUTAYNA

SOUBHI HOUDA

TAOUQI GHIZLANE

Under the supervision of :

Pr. S.EL.MOUMNI

# Introduction to Vernam Cipher

---

The Vernam Cipher, also known as one-time pad, is a highly secure encryption technique that uses a random key as long as the message itself. This ensures perfect secrecy, as the encrypted message is completely indistinguishable from random noise without the proper key.

## Definition and Principles

---

### *Definition*


The Vernam Cipher is a symmetric-key cryptographic technique where the plaintext is combined with a random key of the same length using the XOR operation

### *Principles*


The key must be truly random, as long as the message, and used only once. This ensures the encrypted message is completely unbreakable.

# Encryption and Decryption Process

---



# Code VHDL



The screenshot shows a VHDL code editor with the following content:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 -- Déclaration de l'entité
7 entity XORCipher is
8   Port (
9     plaintext : in STD_LOGIC_VECTOR(7 downto 0); -- Texte en clair
10     key : in STD_LOGIC_VECTOR(7 downto 0); -- Clé de chiffrement
11     ciphertext : out STD_LOGIC_VECTOR(7 downto 0) -- Texte chiffré
12   );
13 end XORCipher;
14
15 -- Architecture de l'entité
16 architecture A_XORCipher of XORCipher is
17 begin
18   process(plaintext, key)
19   begin
20     -- Chiffrement XOR
21     ciphertext <= plaintext XOR key;
22   end process;
23 end A_XORCipher;
```

The editor interface includes a toolbar on the left, a status bar at the bottom left showing "For Help, press F1", and a bottom right area with "Ln 20, Col 1", a zoom icon, and "Idle".

## Bibliothèques

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

## Explication :

- **library IEEE;** : Inclut la bibliothèque IEEE qui est standard pour la conception en VHDL.
- **use IEEE.STD\_LOGIC\_1164.ALL;** : Utilise le package STD\_LOGIC\_1164 qui définit les types de données standard **STD\_LOGIC** et **STD\_LOGIC\_VECTOR**.
- **use IEEE.STD\_LOGIC\_ARITH.ALL;** : Utilise le package STD\_LOGIC\_ARITH pour les opérations arithmétiques sur les vecteurs logiques (bien que dans ce cas, il n'est pas vraiment nécessaire car on n'utilise pas d'opérations arithmétiques complexes).
- **use IEEE.STD\_LOGIC\_UNSIGNED.ALL;** : Utilise le package STD\_LOGIC\_UNSIGNED pour les opérations sur les vecteurs logiques traités comme des nombres non signés.

## Entity Declaration

```
5
6  -- Déclaration de l'entité
7  entity XORCipher is
8  Port (
9      plaintext : in STD_LOGIC_VECTOR(7 downto 0); -- Texte en clair
10     key : in STD_LOGIC_VECTOR(7 downto 0); -- Clé de chiffrement
11     ciphertext : out STD_LOGIC_VECTOR(7 downto 0) -- Texte chiffré
12 );
13 end XORCipher;
14
```

### ❖ Explanation:

- **entity XORCipher is:** Declares the entity named XORCipher. An entity in VHDL defines the interface of a module.
- **Port:** Defines the input and output ports of the entity.
- **plaintext : in STD\_LOGIC\_VECTOR(7 downto 0);:** Declares an input port plaintext of type STD\_LOGIC\_VECTOR with 8 bits (bit vector ranging from 7 to 0).
- **key : in STD\_LOGIC\_VECTOR(7 downto 0);:** Declares an input port key of type STD\_LOGIC\_VECTOR with 8 bits.
- **ciphertext : out STD\_LOGIC\_VECTOR(7 downto 0):** Declares an output port ciphertext of type STD\_LOGIC\_VECTOR with 8 bits.

## Entity Architecture

```
14
15  -- Architecture de l'entité
16  architecture A_XORCipher of XORCipher is
17  begin
18      process(plaintext, key)
19      begin
```

### ❖ Explanation:

- **architecture A\_XORCipher of XORCipher is:** Declares the architecture named A\_XORCipher associated with the entity XORCipher. The architecture describes the internal behavior of the entity.
- **begin:** Begins the body of the architecture.
- **process(plaintext, key):** Declares a process that is sensitive to the signals plaintext and key. Each time one of these signals changes, the process is executed.
- **begin:** Begins the body of the process.
- **ciphertext <= plaintext XOR key;:** Performs the XOR operation between plaintext and key, and assigns the result to ciphertext.
- **end process;:** Ends the process.
- **end A\_XORCipher;:** Ends the architecture.

Opération XOR : ciphertext <= plaintext XOR key :

```
20  -- Chiffrement XOR
21      ciphertext <= plaintext XOR key;
22  end process;
23  end A_XORCipher;
24
```

❖ Explanation:

- ciphertext: This is the output port of the XORCipher entity. It stores the result of the encryption operation.
- <=: This is the assignment operator in VHDL. It assigns the value of the expression on the right side of the operator to the signal on the left side.
- plaintext: This is an input port of the XORCipher entity. It contains the plaintext to be encrypted.
- XOR: This is the XOR (exclusive OR) logical operator in VHDL. This operator compares each bit of the two operands and produces a bit result that is 1 if and only if the compared bits are different; otherwise, the result is 0.
- key: This is an input port of the XORCipher entity. It contains the key used for encryption.

How the XOR Operation Works :

The XOR operation is performed bit by bit between the plaintext and the key. For example, if the plaintext is 10101010 and the key is 11001100, the result (ciphertext) will be calculated as follows:

Plaintext Bit	Key Bit	XOR Result
1	1	0
0	1	1
1	0	1
0	0	0
1	1	0
0	1	1
1	0	1
0	0	0

Thus, 10101010 XOR 11001100 gives 01100110.

End of the Process: end process;

❖ Explanation:

- This line marks the end of the process in VHDL. The process is a block of code that executes whenever there is a change in the signals it is sensitive to (in this case, plaintext and key).

End of the Architecture: end A\_XORCipher;

❖ Explanation:

- This line marks the end of the architecture A\_XORCipher. It concludes the behavioral description of the XORCipher entity.

# Flow Summary



The screenshot displays the 'Flow Summary' window in Quartus II. The left sidebar shows a tree view of the compilation process, with 'Flow Summary' selected. The main area displays the following information:

Flow Status	Successful - Tue May 21 00:45:30 2024
Quartus II Version	9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name	XORCipher
Top-level Entity Name	XORCipher
Family	Cyclone II
Device	EP2C20F484C7
Timing Models	Final
Met timing requirements	Yes
Total logic elements	8 / 18,752 (< 1 %)
Total combinational functions	8 / 18,752 (< 1 %)
Dedicated logic registers	0 / 18,752 (0 %)
Total registers	0
Total pins	24 / 315 (8 %)
Total virtual pins	0
Total memory bits	0 / 239,616 (0 %)
Embedded Multiplier 9-bit elements	0 / 52 (0 %)
Total PLLs	0 / 4 (0 %)

At the bottom of the window, there is a status bar with the text 'For Help, press F1' and a set of icons including a help icon, a run icon, and a status indicator showing 'Idle'.



# Stimulation Waveforms





# Applications & Use cases

---



## Military

Used for secure communication of highly sensitive information.



## Diplomacy

Employed for confidential negotiations and treaty discussions.



## Espionage

Utilized by intelligence agencies for covert operations.

# Conclusion & Future Considerations

---

1

## Quantum Computing

The Vernam Cipher may be vulnerable to future quantum computing advances.

2

## Post-Quantum Cryptography

Research is ongoing to develop new encryption techniques resistant to quantum attacks.

3

## Continued Importance

The Vernam Cipher remains a crucial tool for the most sensitive communications.