



State Synchronization
PHI0reg = PHI0 @ C7M
S[3:0] = (PHI0 & PHI0reg) ? 1:
(S==0) ? 0: S+1 @ C7M

Select signals (registered)

BankSEL = S3 ? (A==XXXF & DEVSEL & REGEN) : BankSEL ⊕ C7M RAMSEL = S3 ? (A==XXX3 & DEVSEL & REGEN) : RAMSEL ⊕ C7M AddrHSEL = S3 ? (A==XXX2 & DEVSEL & REGEN) : AddrHSEL ⊕ C7M AddrHSEL = S3 ? (A==XXX1 & DEVSEL & REGEN) : AddrMSEL ⊕ C7M

REGEN = (IOSEL & S3) ? 1 : REGEN ⊕ C7M IOROMEN = (A==XXFF & IOSTRB & S3) ? 0 : (A==XXOO & IOSEL & S3) ? 1 : IOROMEN ⊕ C7M ROM / SRAM Control

DBEN = $\overline{S2}$ @ C7M

RAMROMCS = RAMSEL | IOSEL | (IOSTRB & IOROMEN) RAMCS = RAMSEL ROMCS = RAMROMCSgb & (IOSEL | (IOSTRB & IOROMEN)) Address Bus Routing

RA[19] = Addr[19] RA[18:12] = RAMSEL ? Addr[18:12] : Bank[6:0] RA[11] = RAMSEL ? Addr[18:12] : A[11] RA[10:0] = Addr[11:0]

6502-Accessible Registers

Addr[19:16] = (56 & AddrHSEL & RW) ? D[3:0] : Addr[19:16] @ C7M Addr[15:8] = (56 if AddrMSEL & RW) ? D[7:0] : Addr[15:8] @ C7M Addr[7:0] = (56 if AddrLSEL & RW) ? D[7:0] : Addr[7:0] @ C7M if (RAMSEL & S1) Addr[19:0]++ @ C7M Bank[7:0] = (56 & BankSEL & RW) ? D[7:0] : Bank[7:0] @ C7M

Data Bus Routing

 $\begin{array}{lll} RD[7:0] &= & \overline{|DEVSEL|} & R\overline{W} &? 8^tbZ : D[7:0] \\ D[7:0] &= & CSEN & |DEVSEL| & RW) ? 8^tbZ : \\ AddrHSLL ? & 4^thF. Addr[22:16] \} : \\ AddrMSEL ? Addr[15:8] : \\ AddrLSEL ? Addr[7:0] : \\ RD[7:0] \\ \end{array}$

Information here may be out of date, superseded by ./cpld/TimeMachine.v

Garrett's Workshop

Sheet: /Docs/ File: Docs.sch

Title: Time Machine

 Size: USLetter
 Date: 2019-10-13
 Rev: 0.9

 KiCad E.D.A. kicad (5.1.2-1)-1
 Id: 2/2