

CS2318

SLL / SRL

09/20/2016

SLL, \$5, \$6, \$7

shift left \$6 by the number

stored in the least significant

5 bits of \$7 place result in \$5

SLL \$5, \$6, 2

$\$5 \leftarrow \$6 \ll 2$

multiplying by 4 / divide

Using MVL

SLL by 1 is multiplying by

SHR by 1 is int divide

0000011

0000...1

3

mult \$6, \$7 (\rightarrow \$8, \$9)

mfhi \rightarrow \$8

mflo \rightarrow \$9

mve \$6, \$7, \$8

mult \$6, \$7

mflo \$8

~~div~~ DIV \$6, \$7

[Hi, Lo] = ~~\$6~~ divided by \$7

mfhi \$8 $\$8 \leftarrow \$6 \div \$7$

mflo \$9 $\$8 \leftarrow \$6 / \$7$ int
division

DIV \$6, \$7, \$8

~~div~~ DIV ~~\$7~~ \$7 / \$8
MFLO \$6

2

XOR (XORI)

XOR is useful for swap

copy, encryption

- Detect difference

$$\begin{array}{r}
 A \quad 01101001 \\
 B \quad 11011000 \\
 \hline
 10110001
 \end{array}$$

MULT (Reel)

MULT \$R₃, \$R₊ $[HiLo] \leftarrow \$R_3 * \R_+

mphi, mphi

MUL \$1

4

ORI \$5, \$0, 0xABCD

\$5 ← 0xABCD

li \$5, 0xABCD 16 bit

JR \$5 PC ← \$5

pseudo { li \$6, 0xABCD
li \$6, 0xABCD } 1234

LUI Load upper immediate

LUI \$Rd, constant

\$Rd[31:16] ← constant

\$Rd[15:0] ← 0

5

LUI \$7, 0xABCD

ABCD	0000
------	------

 \$7

→ 1) LI \$9, 11000

ORI \$9, \$0, 11000

LI \$9, 0xABCD

0000	ABCD
------	------

ORI \$9, \$0, 0xABCD

→ 2) LI \$9, 0xABCD | EF12

LUI \$9, 0xABCD

ORI \$9, 0xEF12

ADDI \$5, \$6, 200	}	16
ADDI \$5, \$6, -500	}	16

6

ADDI is doing sign extension

ADDI \$5, \$0, -2

-2 05 516 ^{to} -2 05 83C

ORI \$5, \$7, 0xABC

32 16

Zero padding

16 \rightarrow 32 Logical operation

7

BLE $\$R_5, \$R_4, LABEL$

$\$T_2, \T_3 | out

LE inverse of GT

SLT $\$0t$, $\$T_3, \T_2

beg $\$0t, \$0, out$ $\$0t \quad \$T_2 \quad \$T_3$

can use
as temp \downarrow $\$6 \uparrow$
ABS $\$R_4, \R_5

0	3	4	(1)
0	4	4	(2)
1	4	3	(3)

default $\$R_5 \geq 0$

OR $\$6, \$7, \$0$ MOV

SLT $\$0t, \$7, \$0$

beg $\$0t, \$0, out1$

SUB $\$6, \$0, \$7 \leftarrow Neg$

8

ADD Addition Subtraction

CAN Result in overflow

OR cannot overflow

MOV ADD ORI
 SUB /
 OR ← does not overflow

ADDU - ADD with no overflow

SUBU with no overflow

(Unsigned)

9

to +1

SLEI \$Rd, \$Rs, constant

~~SLTI \$Rs, const~~

→ ORI \$t0, \$0, 1

ORI \$at, \$Zero, constant

SLT \$at, \$at, \$t1

beq \$at, \$Zero, Done

ORI \$t0, \$Zero, 0

→ BGE \$5, \$6, out

\$t, constant

ORI \$at, \$0, constant
SLTI \$t0, \$at, \$t0