CHIP-8 Assembler Reference

The assembler is case-insensitive. Lowercase character input is treated as uppercase. In this sheet, **bold** means a value to be entered exactly as shown, while *italic* means a value to be chosen by you.

Input rules

An assembler source file consists of lines of ASCII characters only. When you use File>Open to open a file, Chip8IDE examines the file. If it consists only of ASCII characters, it assumes it is a source file and loads it into the editor window.

If you open a file that contains non-ASCII characters, Chip8IDE assumes you have opened a CHIP-8 or SCHIP *binary* executable. It automatically disassembles the binary into source statements and loads these lines into the editor window.

Note if an assembler source file contains accented characters and symbols that are not in the ASCII set, it will be treated as a binary executable when it is opened, with hilarious results.

Statements

Each statement consists of these parts, all of which are optional:

- A label, which is an alphabetic character followed by zero or more alphanumeric characters, followed by a colon. An underscore may be used as an alphabetic. Examples: Q:, DO DRAW 2:.
- An opcode, either an instruction name such as JP or LD, or a directive such as EQU.
- One or more expressions (depending on the opcode) separated by commas. Examples: v2, v7 or BUFLEN % #10.
- A semicolon and a comment, for example; increment x coord.

Examples:

```
; just the comment
EXIT: ; label, comment, no opcode or operands
SUB START: LD v3, #FF; all four parts
```

Reserved Names

The following names are reserved and may not be used as labels.

- All opcodes and directives listed below are reserved.
- Data register names, which are: v0, v1, ... v9, vA, vB, vC, vD, vE and vF.
- The I register is named **I**.
- The timer countdown register is named **DT**.
- The sound countdown register is named **ST**.
- In one instruction, the keyboard is referred to as **K**.

These names should not be used as labels. For example, CALL SUB would be an error because it is seen as two opcodes (CALL, SUB) in sequence, not a call to a label SUB. Similarly, ST EQU 5 would be seen as a special register, not a variable ST being given the value 5.

Strings

String data is ASCII characters enclosed in single quotation marks, 'LIKE THIS' Use a pair of quotation marks to include a single quotation mark in the string: 'THAT''S HOW'. (Strings are used only in the **DA** directive.) Lowercase letters are forced to uppercase.

Numeric Values

Numeric values are written as:

- Decimal, 27
- Hexadecimal when preceded by a hashmark, #1B.
- Octal when preceded by an at-sign, @177.
- Binary when preceded by a dollarsign, \$00011011. When writing binary, you may use a decimal point in place of a zero, which makes it easier to define sprite values: \$...11.11.
- A label represents the value of its address, or the value assigned by the EQU directive.

Expressions

Numeric expressions are allowed using these operators, listed from highest priority to lowest:

- Parentheses (and)
- + value unary plus
- - value unary minus
- ~ value bitwise NOT
- value! exp power-of
- *value* < *count* shift *value* left *count* bits
- *value* > *count* shift *value* right *count* bits
- *value* **value* multiply
- value / value divide
- value + value add
- value value subtract
- value & value bitwise AND
- value | value bitwise OR
- value ^ value bitwise XOR
- value % value modulus (remainder)

Directives

Directives control the assembly process. The following directives are allowed:

- **DA** *string* The ASCII bytes representing the characters are assembled.
- **DB** expression [, expression...] One or more bytes are assembled.
- **DW** expression [, expression...] One or more 16-bit words are assembled (convenient for making SCHIP

10x10 sprites).

- **DS** *expression* Reserve *expression* bytes of space.
- name EQU expression Give the value of expression to name so it can be used in other expressions. You may use = in place of EQU.
- **ORG** *expression* Set the assembly location to *expression*, possibly skipping over undefined space or possibly returning to assemble over bytes assembled previously.

Space reserved by **DS** and space skipped over by **ORG** will be probably be filled with zeros when the program is loaded (but it would be bad practice to assume that).

Instruction Opcodes

In the following descriptions, the hexadecimal form of each instruction is shown in parentheses. For example the hexadecimal form of ADD I, vs is #Fs1E, where s is the number of the specified register.

Opcodes that change the flow of execution

• EXIT

Stop the emulator. (00FD)

• JP address

Jump to specified address. (1aaa)

• JP v0, address

Jump to specified address plus contents of **v0** (indexed jump). (Baaa)

• CALL address

Push PC on the call stack; jump to specified address. The call stack is limited to 12 levels. A thirteenth call forces an error stop. (2aaa)

• RET

Pop top address from call stack into PC: thus, return from subroutine. If the call stack is empty, force an error stop. (00EE)

• SE Vs, byte

Skip the following instruction if the contents of Vs equal byte. (3sbb)

• SNE Vs, byte

Skip the following instruction if the contents of Vs do not equal byte. (4sbb)

• SE Vx, Vy

Skip the following instruction if the contents of Vx equal those of Vx. (5xy0)

• SNE Vx, Vy

Skip the following instruction if the contents of $\mathbf{V}x$ do not equal those of $\mathbf{V}x$. (9xv0)

up me tono ning moducion il me comento of the do not equal mode of the (2/1/0)

• SKP Vs

Skip the following instruction if the key (0-16) specified by $\mathbf{V}s$ is down (being pressed). (Es9E)

• SKNP Vs

Skip the following instruction if the key (0-16) specified by $\mathbf{V}s$ is not pressed. (EsA1)

Opcodes related to the data registers

• LD Vt, byte

Put the value of *byte* in register **V***t*. (6tbb)

• LD Vt, Vs

Put the contents of Vs into Vt. (8ts0)

• ADD Vt, byte

Add the value of *byte* to the contents of **V***t*. Overflow is not recorded. (7tbb)

• **ADD V***t*, **V***s*

Add the contents of Vs into Vt. If the sum overflows eight bits, register VF is set to 01, else it is set to 00. (8ts4)

• RND Vt, byte

Generate a random number in 0..255, logically AND it with byte, and put the result in Vt. For example to get a 4-bit random number, specify byte as 15 or 0xf. (Ctbb)

• LD Vt, K

Wait for a key to be pressed and put that key (0..16) in Vt. Note that this ties up the emulator until a key is entered on the display or the Run/Stop button is toggled. (Ft0A)

• **OR V**t, **V**s

OR the contents of Vs and Vt and put the result in Vt. (8ts1)

 \bullet AND Vt, Vs

AND the contents of Vs and Vt and put the result in Vt. (8ts2)

• XOR Vt, Vs

XOR the contents of Vs and Vt and put the result in Vt. (8ts3)

• SUB Vt, Vs

Subtract the contents of Vs from Vt and put the result in Vt. If $Vs \le Vt$, VF is set to 1. If Vs > Vt there is underflow and VF is set to 0. (8ts5)

• SUBN Vt. Vs

Subtract the contents of Vt from Vs and put the result in Vt. If $Vt \le Vs$, VF is set to 1. If Vt > Vs there is underflow and VF is set to 0. (8ts5)

• **SHR V***t*, **V***s*

Shift the contents of $\mathbf{V}s$ right 1. The result is stored in $\mathbf{V}t$ (see note below). The shifted-out bit, 0 or 1, is set as the value of $\mathbf{V}\mathbf{F}$. To gain the effect of shifting the contents of a register within that same register, specify the same register twice, for example SHR v5, v5; shift v5 right. (8ts6)

• **SHL V***t*, **V***s*

Shift the contents of Vs left 1. The shifted-out bit, 0 or 1, is set as the value of VF. The result is stored in Vt (see note below). (8xyE) To gain the effect of shifting the contents of a register within that same register, specify the same register twice, for example SHL v3, v3; shift v3 left. (8ts6)

Opcodes related to the Timer and Sound registers

• LD Vt, DT

Store the current contents of the **DT** register in **V***t*. (Ft07)

• LD DT, Vs

Store the contents of Vs in the timer register. (Fs15)

• LD ST, Vs

Store the contents of Vs in the sound timer register. (There is no instruction for loading the contents from ST.) (Fs18)

Opcodes that change or use the I register

• LD I, addr

Put the value of *addr* in **I**. (Aaaa)

• **ADD I, V**s

Add the contents of Vs to I. Note that this can potentially set I to an address outside memory, that is, >4095). (Fs1E)

• LDC I, Vs

Load I with the address of a CHIP-8 (5x4 pixel) character sprite for the number (0..F) in the low four bits of Vs. (Fs29)

• LDH I, Vs

Load **I** with the address of the SCHIP (10x8 pixel) character sprite for the number in the low four bits of Vs. (Fs30)

• STD Vs

Store three bytes for the decimal digits of the contents of $\mathbf{V}s$ into memory at the address in \mathbf{I} . The \mathbf{I} contents is incremented by three. For example if $\mathbf{V}\mathbf{5}$ contains 0x76 and \mathbf{I} contains 0x0500, the instruction STD v5 places the bytes #01, #02, #06 into memory starting at 0x0500, and \mathbf{I} will contain #0503. (Fs33)

• LDM Vt

Load the data registers from V0 through Vt from memory beginning at the address in I. The I value is incremented for each register loaded. This instruction can be used to load the single register V0 from memory addressed by I: LDM V0.

Another typical use for load-multiple would be to load the three digit values stored by **STD** into registers **V0**, **V1** and **V2**, as LDM V2. (Ft65)

• STM Vs

Store the data registers from **V0** through **V**s into memory beginning at the address in **I**. The **I** value is incremented for each register stored. (Fs55)

Opcodes that affect the display

• CLS

Clear the display to all-black pixels. (00E0)

• LOW

Set the display to CHIP-8 mode, with 32 rows of 64 pixels. The display is cleared. (00FE)

• HIGH

Set the display to SCHIP mode, with 64 rows of 128 pixels. The display is cleared. (00FF)

• **DRAW** $\mathbf{V}x$, $\mathbf{V}y$, len

Draw the sprite currently addressed by I on the screen. The X-coordinate is taken from Vx, the Y-coordinate from Vy. The value of *len* specifies how many bytes are in the sprite, from 1 to 15. If the sprite extends past the right side or bottom row of the display, some pixels "wrap" to the left side or top edge. (Dxyn)

If len is 0, I must address an SCHIP 16x16 sprite, comprising 32 bytes in all.

• SCD rows

Scroll the display down by rows (from 0 to 15). Note there is no scroll up instruction. (00Cn)

• SCR

Scroll the display right by four pixels. (00FB)

• SCL

Scroll the display left by four pixels. (00FC)

(Note on SHL and SHR instructions: These instructions, along with the XOR and SUBN opcodes, were not documented in the original COSMAC VIP manual and were later discovered by users who disassembled the CHIP-8 interpreter code. Unfortunately information on how SHL and SHR were originally implemented was reported incorrectly. As a result, most extant emulators do these instructions incorrectly: they shift Vs and put the result in Vs, ignoring Vt. This has probably not been noticed because almost all uses of the instructions name the same register for vs and vt. See the README for this program for a link to more information.)